Ð þípp8jt(üj< ARM Juno development board (r2)"arm,juno-r2arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp€ Zjuno:uartclkmAclk48mhz fixed-clock=JÜl Zclk48mhzmEclk50mhz fixed-clock=Júð€Zsmc_clkm refclk100mhz fixed-clock=Jõá Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm;clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=J€Zjuno_mb:refclk32khzmmcc-sb-3v3regulator-fixed uMCC_SB_3V3„2Z œ2Z ´mgpio-keys gpio-keyspower-buttonÈ2ÚètóPOWER ùhome-buttonÈ2ÚèfóHOME ùrlock-buttonÈ2Úè˜óRLOCK ùvol-up-buttonÈ2ÚèsóVOL+ ùvol-down-buttonÈ2ÚèróVOL- ùnmi-buttonÈ2ÚècóNMI ùbus@8000000 simple-bus"1ÿ  *DEF ¡¢£¤¥ ¦ § ¨ ©motherboard-bus@8000000arm,vexpress,v2p-p1simple-bus"1xÿ 8R@flash@0arm,vexpress-flashcfi-flash RV adisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 Rhsmii|‰ž±¸Æiofpga-bus@300000000 simple-bus"1ÿ sysctl@20000arm,sp810arm,primecellR ±Örefclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 âòmapbregs@10000sysconsimple-mfdR ÿ"1led@8,0register-bit-ledR % óvexpress:0 heartbeat&onled@8,1register-bit-ledR % óvexpress:1mmc0&offled@8,2register-bit-ledR % óvexpress:2cpu0&offled@8,3register-bit-ledR % óvexpress:3cpu1&offled@8,4register-bit-ledR % óvexpress:4cpu2&offled@8,5register-bit-ledR %  óvexpress:5cpu3&offled@8,6register-bit-ledR %@ óvexpress:6&offled@8,7register-bit-ledR %€ óvexpress:7&offmmc@50000arm,pl180arm,primecellRh4·B± Ömclkapb_pclkkmi@60000arm,pl050arm,primecellRh± ÖKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellRh± ÖKMIREFCLKapb_pclkwatchdog@f0000arm,sp805arm,primecellRh± Öwdog_clkapb_pclktimer@110000arm,sp804arm,primecellRh ±Ötimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellRh ±Ötimclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellRh±  Öapb_pclkgpio@1d0000arm,pl061arm,primecellRh±  Öapb_pclkN^jmtimer@2a810000arm,armv7-timer-memR*Júð€"1ÿ*‚aokayframe@2a830000 h<Rmhu@2b1f0000arm,mhu-doorbellarm,primecellR+$h$#%Œ±  Öapb_pclkmRiommu@2b400000arm,mmu-400arm,smmu-v1R+@h&&˜¥¸ Æ adisablediommu@2b500000arm,mmu-401arm,smmu-v1R+Ph((˜¥Æaokaym8iommu@2b600000arm,mmu-401arm,smmu-v1R+`h**˜¥Æ¸ minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@R,,ð ,ð ,ð "1j h ?ÿ,mv2m@0arm,gic-v2m-frameÓRm7v2m@10000arm,gic-v2m-frameÓRv2m@20000arm,gic-v2m-frameÓRv2m@30000arm,gic-v2m-frameÓRtimerarm,armv8-timer0h ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellR ±  Öapb_pclk¸ m3in-portsportendpointâ mout-portsportendpointâ mKtpiu@20030000!arm,coresight-tpiuarm,primecellR ±  Öapb_pclk¸ m5in-portsportendpointâmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecellR ±  Öapb_pclk¸ out-portsportendpointâm in-ports"1port@0Rendpointâmport@1Rendpointâm$etr@20070000 arm,coresight-tmcarm,primecellR ò±  Öapb_pclk¸ ùm2in-portsportendpointâmstm@20100000 arm,coresight-stmarm,primecell R ( stm-basestm-stimulus-base±  Öapb_pclk¸ m4out-portsportendpointâmGreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecellR ±  Öapb_pclk¸ out-ports"1port@0Rendpointâmport@1Rendpointâmin-portsportendpointâmJcpu-debug@22010000&arm,coresight-cpu-debugarm,primecellR"±  Öapb_pclk¸ etm@22040000"arm,coresight-etm4xarm,primecellR"±  Öapb_pclk¸ mout-portsportendpointâmcti@22020000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR"±  Öapb_pclk¸ funnel@220c0000+arm,coresight-dynamic-funnelarm,primecellR" ±  Öapb_pclk¸ out-portsportendpointâmin-ports"1port@0Rendpointâmport@1Rendpointâmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellR"±  Öapb_pclk¸ etm@22140000"arm,coresight-etm4xarm,primecellR"±  Öapb_pclk¸ m out-portsportendpointâmcti@22120000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR"±  Öapb_pclk¸  cpu-debug@23010000&arm,coresight-cpu-debugarm,primecellR#±  Öapb_pclk¸ !etm@23040000"arm,coresight-etm4xarm,primecellR#±  Öapb_pclk¸ !m#out-portsportendpointâ"m%cti@23020000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#±  Öapb_pclk¸ #!funnel@230c0000+arm,coresight-dynamic-funnelarm,primecellR# ±  Öapb_pclk¸ out-portsportendpointâ$min-ports"1port@0Rendpointâ%m"port@1Rendpointâ&m*port@2Rendpointâ'm-port@3Rendpointâ(m0cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellR#±  Öapb_pclk¸ )etm@23140000"arm,coresight-etm4xarm,primecellR#±  Öapb_pclk¸ )m+out-portsportendpointâ*m&cti@23120000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#±  Öapb_pclk¸ +)cpu-debug@23210000&arm,coresight-cpu-debugarm,primecellR#!±  Öapb_pclk¸ ,etm@23240000"arm,coresight-etm4xarm,primecellR#$±  Öapb_pclk¸ ,m.out-portsportendpointâ-m'cti@23220000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#"±  Öapb_pclk¸ .,cpu-debug@23310000&arm,coresight-cpu-debugarm,primecellR#1±  Öapb_pclk¸ /etm@23340000"arm,coresight-etm4xarm,primecellR#4±  Öapb_pclk¸ /m1out-portsportendpointâ0m(cti@23320000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#2±  Öapb_pclk¸ 1/cti@20020000 arm,coresight-ctiarm,primecellR ±  Öapb_pclk¸ "1trig-conns@0R+< N`2trig-conns@1R+< N`3trig-conns@2R+<N`4trig-conns@3RN`5cti@20110000 arm,coresight-ctiarm,primecellR ±  Öapb_pclk¸ "1trig-conns@0R+<N` ssys_profilertrig-conns@1RN` swatchdogtrig-conns@2RN` sg_countergpu@2d000000arm,juno-maliarm,mali-t624R-$h!"  †jobmmugpu±6¸ Æ adisabledsram@2e000000arm,juno-sram-nsmmio-sramR.€"1ÿ.€scp-sram@0arm,scmi-shmemR€mSscp-sram@80arm,scmi-shmemR€€mTscp-sram@100arm,scmi-shmemR€mUscp-sram@180arm,scmi-shmemR€€mVpcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-generic–pciR@¢ÿ¬"1ÆTÿ_€€PPB@@8½€€€C*ˆ‰Š‹È7aokayÓâ8thermal-zonespmic-thermalìèúd9tripstrip0 _,Ð criticalsoc-thermalìèúd9tripstrip0 8€,Ð criticalbig-cluster-thermalìèúd9aokaylittle-cluster-thermalìèúd9aokaygpu0-thermalìèúd9aokaygpu1-thermalìèúd9aokayiommu@7fb00000arm,mmu-401arm,smmu-v1R°h__˜¥Æm:iommu@7fb10000arm,mmu-401arm,smmu-v1R±hcc˜¥m<iommu@7fb20000arm,mmu-401arm,smmu-v1R²haa˜¥m?iommu@7fb30000arm,mmu-401arm,smmu-v1R³hee˜¥ÆmDdma-controller@7ff00000arm,pl330arm,primecellRð7lhXYZ[\lmnoHò:::::::::±; Öapb_pclkhdlcd@7ff50000 arm,hdlcdRõ h]ò<±=Öpxlclkportendpointâ>mChdlcd@7ff60000 arm,hdlcdRö hUò?±=Öpxlclkportendpointâ@mBserial@7ff80000arm,pl011arm,primecellRø hS±A Öuartclkapb_pclki2c@7ffa0000snps,designware-i2cRú"1 hhJ€Bô± hdmi-transmitter@70 nxp,tda998xRpportendpointâBm@hdmi-transmitter@71 nxp,tda998xRqportendpointâCm>usb@7ffb0000 generic-ohciRû htòD±Eusb@7ffc0000 generic-ehciRü huòD±Ememory-controller@7ffd0000arm,pl354arm,primecellRýhVW±  Öapb_pclkmemory@80000000–memory R€€€tlx-bus@60000000 simple-bus"1ÿ`*¨funnel@20130000+arm,coresight-dynamic-funnelarm,primecellR ±  Öapb_pclk¸ out-portsportendpointâFmHin-portsportendpointâGmetf@20140000 arm,coresight-tmcarm,primecellR ±  Öapb_pclk¸ mMin-portsportendpointâHmFout-portsportendpointâImLfunnel@20150000+arm,coresight-dynamic-funnelarm,primecellR ±  Öapb_pclk¸ out-portsportendpointâJmin-ports"1port@0RendpointâKm port@1RendpointâLmIcti@20160000 arm,coresight-ctiarm,primecellR ±  Öapb_pclk¸ "1trig-conns@0R+< N`Mtrig-conns@1R + < sela_clus_0trig-conns@2R + < sela_clus_1aliasesW/serial@7ff80000chosen_serial0:115200n8psci arm,psci-0.2ksmccpus"1cpu-mapcluster0core0core1cluster1core0!core1)core2,core3/idle-statesrpscicpu-sleep-0arm,idle-state–§,¸°ÈÐmOcluster-sleep-0arm,idle-state–§¸°È ÄmPcpu@0arm,cortex-a72R–cpuÙpsciçÀô@€ @2?N±6POP`sÂmcpu@1arm,cortex-a72R–cpuÙpsciçÀô@€ @2?N±6POP`sÂmcpu@100arm,cortex-a53R–cpuÙpsciç€ô@€ @2€?Q±6POP`åsŒm!cpu@101arm,cortex-a53R–cpuÙpsciç€ô@€ @2€?Q±6POP`åsŒm)cpu@102arm,cortex-a53R–cpuÙpsciç€ô@€ @2€?Q±6POP`åsŒm,cpu@103arm,cortex-a53R–cpuÙpsciç€ô@€ @2€?Q±6POP`åsŒm/l2-cache0cacheé ö@›mNl2-cache1cacheéö@›mQpmu-a72arm,cortex-a72-pmuh§pmu-a53arm,cortex-a53-pmu0h§!),/firmwarescmi arm,scmiºtxrxÅRRÌST"1protocol@11RÒm protocol@13R=ºtxrxÅRRÌUVm6protocol@14R=m=protocol@15Ræm9 modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,siteregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-number#mbox-cells#iommu-cells#global-interruptspower-domainsdma-coherentmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpuarm,cs-dev-assocarm,trig-in-sigsarm,trig-in-typesarm,trig-out-sigsarm,trig-out-typesarm,trig-conn-nameinterrupt-namesdevice_typebus-rangelinux,pci-domaindma-rangesmsi-parentiommu-map-maskiommu-mappolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresis#dma-cellsi2c-sda-hold-time-nsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientcache-unifiedcache-levelinterrupt-affinitymbox-namesmboxesshmem#power-domain-cells#thermal-sensor-cells