8 ( Igoogle,hayato-rev5-sku2google,hayato-sku2google,hayatomediatek,mt8192 +7Google Hayato rev5aliases=/soc/ovl@14005000B/soc/ovl@14006000J/soc/ovl@14014000R/soc/rdma@14007000X/soc/rdma@14015000^/soc/i2c@11f00000c/soc/i2c@11d20000h/soc/i2c@11d21000m/soc/i2c@11cb0000r/soc/i2c@11d00000w/soc/mmc@11f60000|/soc/mmc@11f70000/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clockclk13m&oscillator0 fixed-clockclk26moscillator1 fixed-clockclk32kcpus+cpu@0cpuarm,cortex-a55psciec3@ @*7D@Vct cpu@100cpuarm,cortex-a55psciec3@ @*7D@Vct cpu@200cpuarm,cortex-a55psciec3@ @*7D@Vct cpu@300cpuarm,cortex-a55psciec3@ @*7D@Vct cpu@400cpuarm,cortex-a76pscíf @*7D@Vc tcpu@500cpuarm,cortex-a76pscíf @*7D@Vc tcpu@600cpuarm,cortex-a76pscíf @*7D@Vc tcpu@700cpuarm,cortex-a76pscíf @*7D@Vc tcpu-mapcluster0core0 core1 core2 core3 core4core5core6core7l2-cache0cache @,cl2-cache1cache @,c l3-cachecache @,idle-statespscicpu-retention-larm,idle-state7 cpu-retention-barm,idle-state#cpu-off-larm,idle-state<\cpu-off-barm,idle-state( pmu-a55arm,cortex-a55-pmu /pmu-a76arm,cortex-a76-pmu /psci arm,psci-1.0smctimerarm,armv8-timer @/   ]@opp-table-0operating-points-v2:\opp-358000000EVL @*opp-399000000EAL popp-440000000E9L opp-482000000EL Ҧopp-523000000E,XL zopp-564000000E!L 4Nopp-605000000E$@L e"opp-647000000E&oL opp-688000000E) L opp-724000000E+']L opp-748000000E,L @opp-772000000E.L qopp-795000000E/bL opp-819000000E0L Xopp-843000000E2?(L ,opp-866000000E3L 5soc+ simple-busZ^performance-controller@11bc10mediatek,cpufreq-hw  0 einterrupt-controller@c000000 arm,gic-v3    / ppi-partitionsinterrupt-partition-0 interrupt-partition-1syscon@10000000 mediatek,mt8192-topckgensysconsyscon@10001000 mediatek,mt8192-infracfgsysconsyscon@10003000mediatek,mt8192-pericfgsyscon03pinctrl@10005000mediatek,mt8192-pinctrlP]iocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleint / $I2S_DP_LRCKIS_DP_BCLKI2S_DP_MCLKI2S_DP_DATAOUTSAR0_INT_ODLEC_AP_INT_ODLEDPBRDG_INT_ODLDPBRDG_INT_ODLDPBRDG_PWRENDPBRDG_RST_ODLI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAINAP_FLASH_WP_LTRACKPAD_INT_ODLEC_AP_HPD_ODSD_CD_ODLHP_INT_ODL_ALCEN_PP1000_DPBRDGAP_GPIO20TOUCH_INT_L_1V8UART_BT_WAKE_ODLAP_GPIO23AP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKEN_PP3300_DPBRDG_DXAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOI2S_HP_DATAOUTAP_GPIO30I2S_SPKR_MCLKI2S_SPKR_BCLKI2S_SPKR_LRCKI2S_SPKR_DATAINI2S_SPKR_DATAOUTAP_SPI_H1_TPM_CLKAP_SPI_H1_TPM_CS_LAP_SPI_H1_TPM_MISOAP_SPI_H1_TPM_MOSIBL_PWMEDPBRDG_PWRENEDPBRDG_RST_ODLEN_PP3300_HUBHUB_RST_LSD_CLKSD_CMDSD_DATA3SD_DATA0SD_DATA2SD_DATA1PCIE_WAKE_ODLPCIE_RST_LPCIE_CLKREQ_ODLSPMI_SCLSPMI_SDAAP_GOODUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXUART_AP_TX_BT_RXUART_BT_TX_AP_RXMIPI_DPI_D0_RMIPI_DPI_D1_RMIPI_DPI_D2_RMIPI_DPI_D3_RMIPI_DPI_D4_RMIPI_DPI_D5_RMIPI_DPI_D6_RMIPI_DPI_D7_RMIPI_DPI_D8_RMIPI_DPI_D9_RMIPI_DPI_D10_RMIPI_DPI_DE_RMIPI_DPI_D11_RMIPI_DPI_VSYNC_RMIPI_DPI_CLK_RMIPI_DPI_HSYNC_RPCM_BT_DATAINPCM_BT_SYNCPCM_BT_DATAOUTPCM_BT_CLKAP_I2C_AUDIO_SCLAP_I2C_AUDIO_SDASCP_I2C_SCLSCP_I2C_SDAAP_I2C_WLAN_SCLAP_I2C_WLAN_SDAAP_I2C_DPBRDG_SCLAP_I2C_DPBRDG_SDAEN_PP1800_DPBRDG_DXEN_PP3300_EDP_DXEN_PP1800_EDPBRDG_DXEN_PP1000_EDPBRDGSCP_JTAG0_TDOSCP_JTAG0_TDISCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TRSTNEN_PP3000_VMC_PMUEN_PP3300_DISPLAY_DXTOUCH_RST_L_1V8TOUCH_REPORT_DISABLEAP_I2C_TRACKPAD_SCL_1V8AP_I2C_TRACKPAD_SDA_1V8EN_PP3300_WLANBT_KILL_LWIFI_KILL_LSET_VMC_VOLT_AT_1V8EN_SPKAP_WARM_RST_REQEN_PP3000_SD_S3AP_EDP_BKLTENAP_SPI_EC_CLKAP_SPI_EC_CS_LAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_I2C_EDPBRDG_SCLAP_I2C_EDPBRDG_SDAMT6315_PROC_INTMT6315_GPU_INTUART_SERVO_TX_SCP_RXUART_SCP_TX_SERVO_RXBT_RTS_AP_CTSAP_RTS_BT_CTSUART_AP_WAKE_BT_ODLWLAN_ALERT_ODLEC_IN_RW_ODLH1_AP_INT_ODLMSDC0_CMDMSDC0_DAT0MSDC0_DAT2MSDC0_DAT4MSDC0_DAT6MSDC0_DAT1MSDC0_DAT5MSDC0_DAT7MSDC0_DSLMSDC0_CLKMSDC0_DAT3MSDC0_RST_LSCP_VREQ_VAOAUD_DAT_MOSI2AUD_NLE_MOSI1AUD_NLE_MOSI0AUD_DAT_MISO2AP_I2C_SAR_SDAAP_I2C_SAR_SCLAP_I2C_PWR_SCLAP_I2C_PWR_SDAAP_I2C_TS_SCL_1V8AP_I2C_TS_SDA_1V8SRCLKENA0SRCLKENA1AP_EC_WATCHDOG_LPWRAP_SPI0_MIPWRAP_SPI0_CSNPWRAP_SPI0_MOPWRAP_SPI0_CKAP_RTC_CLK32KAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1anx7625-default-pins?pins-out4)*;pins-in4FSaud-clk-mosi-off-pinspins-mosi-off4aud-clk-mosi-on-pinspins-mosi-on4` aud-dat-miso-ch34-off-pinspins-miso-off4aud-dat-miso-ch34-on-pinspins-miso-on4aud-dat-miso-off-pinspins-miso-off4aud-dat-miso-on-pinspins-miso-on4` aud-dat-miso2-off-pinspins-miso-off4aud-dat-miso2-on-pinspins-miso-on4aud-dat-mosi-ch34-off-pinspins-mosi-off4aud-dat-mosi-ch34-on-pinspins-mosi-on4aud-dat-mosi-off-pinspins-mosi-off4aud-dat-mosi-on-pinspins-mosi-on4` aud-gpio-i2s3-off-pinspins-i2s3-off 4 !#aud-gpio-i2s3-on-pinspins-i2s3-on 4 !#aud-gpio-i2s8-off-pinspins-i2s8-off4 aud-gpio-i2s8-on-pinspins-i2s8-on4    aud-gpio-i2s9-off-pinspins-i2s9-off4aud-gpio-i2s9-on-pinspins-i2s9-on4aud-gpio-tdm-off-pinspins-tdm-off4aud-gpio-tdm-on-pinspins-tdm-on4aud-nle-mosi-off-pinspins-nle-mosi-off4aud-nle-mosi-on-pinspins-nle-mosi-on4cr50-irq-default-pins-pins-gsc-ap-int-odl4Fcros-ec-irq-default-pins+pins-ec-ap-int-odl4FSi2c0-default-pinsQpins-bus4Soi2c1-default-pinsJpins-bus4vwSoi2c2-default-pinsLpins-bus4Si2c3-default-pins>pins-bus4oi2c7-default-pinsHpins-bus4|}ommc0-default-pinsTpins-cmd-dat$4F`Sepins-clk4`fpins-rst4`emmc0-uhs-pinsUpins-cmd-dat$4F` Sepins-clk4` fpins-rst4`epins-ds4` fmmc1-default-pinsXpins-cmd-dat468754F`Sepins-clk43`fpins-insert4FSmmc1-uhs-pinsYpins-cmd-dat468754F`Sepins-clk43F`fnor-flash-default-pins<pins-cs-io14FS` pins-io04S` pins-clk4FS` pcie-default-pins:pins-pcie-wake4?Spins-pcie-pereset4@pins-pcie-clkreq4ASpins-wifi-kill4pp1000-dpbrdg-en-pins~pins-en4;pp1000-mipibrdg-en-pinspins-en4;pp1800-dpbrdg-en-pinspins-en4~;pp1800-mipibrd-en-pinspins-en4;pp3300-dpbrdg-en-pinspins-en4;pp3300-mipibrdg-en-pinspins-en4;pp3300-wlan-pinspins-pcie-en-pp3300-wlan4pwm0-default-pins)pins-pwm4(pins-inhibit4rt1015p-default-pinspins4;scp-pins/pins-vreq-vao4spi1-default-pins*pins-cs-mosi-clk 4pins-miso4spi5-default-pins,pins-bus4&%'$trackpad-default-pinsMpins-int-n4FSgtouchscreen-default-pinsRpins-irq4FSpins-reset4pins-report-sw4;vow-clk-miso-off-pinspins-miso-off4vow-clk-miso-on-pinspins-miso-on4vow-dat-miso-off-pinspins-miso-off4vow-dat-miso-on-pinspins-miso-on4syscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfd`power-controller!mediatek,mt8192-power-controller+7power-domain@0:/audioaudio1audio2power-domain@1connpower-domain@2 mfgalt+power-domain@3+power-domain@4power-domain@5power-domain@6power-domain@7power-domain@8power-domain@9 ( !dispdisp-0disp-1disp-2disp-3+power-domain@10 (ipeipe-0ipe-1ipe-2ipe-3power-domain@11 ispisp-0isp-1power-domain@12 isp2isp2-0isp2-1power-domain@13  mdpmdp-0power-domain@143 vencvenc-0power-domain@15 4   vdecvdec-0vdec-1vdec-2+power-domain@16!!!vdec2-0vdec2-1vdec2-2power-domain@17( """"camcam-0cam-1cam-2cam-3+power-domain@18# cam_rawa-0power-domain@19$ cam_rawb-0power-domain@20% cam_rawc-0watchdog@10007000mediatek,mt8192-wdtp6syscon@1000c000"mediatek,mt8192-apmixedsyssyscon2timer@10017000,mediatek,mt8192-timermediatek,mt6765-timerp/&pwrap@10026000mediatek,mt6873-pwrap`pwrap/ spiwrappmicmediatek,mt6359 mt6359codec*=Qregulatorsbuck_vs1evs1t 5!buck_vgpu11evgpu11t7 buck_vmodemevmodemt*buck_vpuevput7 buck_vcoreevcoret  buck_vs2evs2t 5jbuck_vpaevpat 7,buck_vproc2evproc2t7L buck_vproc1evproc1t7L buck_vcore_sshub evcore_sshubt7buck_vgpu11_sshub evgpu11_sshubtldo_vaud18evaud18tw@w@ldo_vsim1evsim1t/M`ldo_vibrevibrtO2Zldo_vrf12evrf12t ldo_vusbevusbt--ldo_vsram_proc2 evsram_proc2t Lldo_vio18evio18tKldo_vcamioevcamiotldo_vcn18evcn18tw@w@ldo_vfe28evfe28t**xldo_vcn13evcn13t  ldo_vcn33_1_bt evcn33_1_btt*5gldo_vcn33_1_wifi evcn33_1_wifit*5gldo_vaux18evaux18tw@w@ldo_vsram_others evsram_otherst q 5'ldo_vefuseevefusetldo_vxo22evxo22tw@!ldo_vrfckevrfckt`ldo_vrfck_1evrfcktjldo_vbif28evbif28t**ldo_vio28evio28t*2Zldo_vemcevemct,@ 2Zldo_vemc_1evemct&%2ZVldo_vcn33_2_bt evcn33_2_btt*5gldo_vcn33_2_wifi evcn33_2_wifit*5gldo_va12eva12tO ldo_va09eva09t 5Oldo_vrf18evrf18tPldo_vsram_md evsram_mdt *ldo_vufsevufstWldo_vm18evm18tldo_vbbckevbbcktOldo_vsram_proc1 evsram_proc1t Lldo_vsim2evsim2t/M`ldo_vsram_others_sshubevsram_others_sshubt mt6359rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi p pmifspmimst8(pmif_sys_ckpmif_tmr_ckspmimst_clk_mux+pmic@6mediatek,mt6315-regulatorregulatorsvbuck15vbuck1eVbcput7 vbuck35vbuck3eVlcput7 pmic@7mediatek,mt6315-regulatorregulatorsvbuck15vbuck1eVgput 5 'mailbox@10228000mediatek,mt8192-gce"@/Jgce]clock-controller@10720000mediatek,mt8192-scp_adsprVfailserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uart /m  baudbusVokayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uart0/n  baudbus Vdisabledclock-controller@11007000mediatek,mt8192-imp_iic_wrap_cpspi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+/Mparent-clksel-clkspi-clk Vdisabledthermal-sensor@1100b000mediatek,mt8192-lvts-ap / ]d'plvts-calib-data-1{svs@1100bc00mediatek,mt8192-svs/ maind('(psvs-calibration-datat-calibration-data]svs_rstpwm@1100e000mediatek,mt8183-disp-pwm/!8mainmmVokaydefault)|spi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+/M<parent-clksel-clkspi-clkVokaydefault*ec@0google,cros-ec-spi -default++pwmgoogle,cros-ec-pwm Vdisabledi2c-tunnelgoogle,cros-ec-i2c-tunnel+sbs-battery@bsbs,sbs-battery regulator@0google,cros-ec-regulatortw@2Z[regulator@1google,cros-ec-regulatort2Z2ZZtypecgoogle,cros-ec-typec+connector@0usb-c-connector'left-dual8hostBsourceconnector@1usb-c-connector'right-dual8hostBsourcekeyboard-controllergoogle,cros-ec-keybQa tDtx q rs}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i(  spi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+ /M>parent-clksel-clkspi-clk Vdisabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+0/M?parent-clksel-clkspi-clk Vdisabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+/MLparent-clksel-clkspi-clk Vdisabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+/MMparent-clksel-clkspi-clkVokay %default,tpm@0 google,cr50 B@default-spi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+/Mmparent-clksel-clkspi-clk Vdisabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+/Mnparent-clksel-clkspi-clk Vdisabledscp@10500000mediatek,mt8192-scp0Prpsramcfgl1tcm/mainVokaymediatek/mt8192/scp.img.default/qcros-ec-rpmsggoogle,cros-ec-rpmsgcros-ec-rpmsgusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci   > macippcahost01"#]] 72R$sys_ckref_ckmcu_ckdma_ckxhci_ck  3 fVokay#415syscon@11210000mediatek,mt8192-audsyssyscon! 8mt8192-afe-pcmmediatek,mt8192-audio/]6 audiosys=2Qc788888888888 8 88888888/:H/e0i+g,k;<=>?@ABCD7uaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkpcie@11230000mediatek,mt8192-pciepci#  pcie-mac+0+'*j^\/pl_250mtl_26mtl_96mtl_32kperi_26mtop_133m)Q/q8^{`9999default:interrupt-controller9pcie@0,0pciq+^wifi@0,0(;spi@11234000mediatek,mt8192-nor#@/:w] spisfaxi:b+Vokaydefault<flash@0 winbond,w25q64jwmjedec,spi-noruthermal-sensor@11278000mediatek,mt8192-lvts-mcu'/ ]d'plvts-calib-data-1refuse@11c10000%mediatek,mt8192-efusemediatek,efuse+data1@1c0X'calib@580h(i2c@11cb0000mediatek,mt8192-i2c !s/s=x maindma+Vokaydefault>anx7625@58analogix,anx7625Xdefault? ) *@ABports+port@0endpointCaport@1endpointDFaux-buspanel edp-panelB%EportendpointFDclock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_e=i2c@11d00000mediatek,mt8192-i2c !v/wGx maindma+VokaydefaultHi2c@11d01000mediatek,mt8192-i2c !w/xGx maindma+ Vdisabledi2c@11d02000mediatek,mt8192-i2c  !y/yGx maindma+ Vdisabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_s0Gi2c@11d20000mediatek,mt8192-i2c !q/qIx maindma+VokaydefaultJaudio-codec@1a />OK[KhKw4realtek,rt5682si2c@11d21000mediatek,mt8192-i2c !q/rIx maindma+Vokay18defaultLtrackpad@15elan,ekth3000 defaultMNi2c@11d22000mediatek,mt8192-i2c  !s/tIx maindma+ Vdisabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_ws0Ii2c@11e00000mediatek,mt8192-i2c !u/uOx maindma+ Vdisabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wOt-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+^usb-phy@0ref0usb-phy@700 ref1dsi-phy@11e50000mediatek,mt8183-mipi-tx2  mipi_tx0_pllVokay`i2c@11f00000mediatek,mt8192-i2c !p/pPx maindma+VokaydefaultQtouchscreen@10 defaultR hid-over-i2c Ni2c@11f01000mediatek,mt8192-i2c !u/vPx maindma+ Vdisabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_n Pclock-controller@11f10000mediatek,mt8192-msdc_topSmmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc /c8S SSSSS3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgVokaydefaultstate_uhsTU VW   ! 0 = N h( w  mmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc /g8S SSSSS3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgVokaydefaultstate_uhsXY  Z[    w gpu@13000000)mediatek,mt8192-maliarm,mali-valhall-jm@0/mlk jobmmugpu2(c77777 core0core1core2core3core4 \Vokay clock-controller@13fbf000mediatek,mt8192-mfgcfgsyscon@14000000mediatek,mt8192-mmsyssyscon ]] ]mutex@14001000mediatek,mt8192-disp-mutex/ ] !c7 smi@14002000mediatek,mt8192-smi-common   apbsmigals0gals1c7 ^larb@14003000mediatek,mt8192-smi-larb0 5 F^apbsmic7 blarb@14004000mediatek,mt8192-smi-larb@ 5 F^apbsmic7 covl@14005000mediatek,mt8192-disp-ovlP/ S__c7  ]Povl@14006000mediatek,mt8192-disp-ovl-2l`/c7  S_"_  ]`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmap/ S_ Zc7  ]pcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-color/c7  ]ccorr@1400a000mediatek,mt8192-disp-ccorr/c7   ]aal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aal/c7  ]gamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gamma/c7   ]postmask@1400d000mediatek,mt8192-disp-postmask/c7   ]dither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-dither/c7   ]dsi@14010000mediatek,mt8183-dsi/  `enginedigitalhs` rdphyc7 ]VokayportendpointaCovl@14014000mediatek,mt8192-disp-ovl-2l@/ c7  S_#_! ]@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaP/ c7  S_% Z ]Pdpi@14016000mediatek,mt8192-dpi`/!2pixelenginepll Vdisabledm4u@1401d000mediatek,mt8192-m4u< |bcdefghijklmnop/bclkc7  _clock-controller@15020000mediatek,mt8192-imgsyslarb@1502e000mediatek,mt8192-smi-larb 5  F^apbsmic7 hclock-controller@15820000mediatek,mt8192-imgsys2larb@1582e000mediatek,mt8192-smi-larb 5  F^apbsmic7 ivideo-codec@16000000mediatek,mt8192-vcodec-dec q S_+^`video-codec@10000mediatek,mtk-vcodec-lat/@ S________(4   Fselsoc-vdecsoc-latvdectop4Fc7video-codec@25000mediatek,mtk-vcodec-coreP/X S___________(4!!!Fselsoc-vdecsoc-latvdectop4Fc7larb@1600d000mediatek,mt8192-smi-larb 5 F^ apbsmic7fclock-controller@1600f000mediatek,mt8192-vdecsys_soc larb@1602e000mediatek,mt8192-smi-larb 5 F^!!apbsmic7eclock-controller@1602f000mediatek,mt8192-vdecsys!clock-controller@17000000mediatek,mt8192-vencsyslarb@17010000mediatek,mt8192-smi-larb 5 F^apbsmic7gvcodec@17020000mediatek,mt8192-vcodec-enc X S___________/5 qc7 venc_sel3Wclock-controller@1a000000mediatek,mt8192-camsys"larb@1a001000mediatek,mt8192-smi-larb 5  F^""apbsmic7jlarb@1a002000mediatek,mt8192-smi-larb  5 F^""apbsmic7klarb@1a00f000mediatek,mt8192-smi-larb 5 F^##apbsmic7llarb@1a010000mediatek,mt8192-smi-larb 5 F^$$apbsmic7mlarb@1a011000mediatek,mt8192-smi-larb 5 F^%%apbsmic7nclock-controller@1a04f000mediatek,mt8192-camsys_rawa#clock-controller@1a06f000mediatek,mt8192-camsys_rawb$clock-controller@1a08f000mediatek,mt8192-camsys_rawc%clock-controller@1b000000mediatek,mt8192-ipesyslarb@1b00f000mediatek,mt8192-smi-larb 5 F^apbsmic7 plarb@1b10f000mediatek,mt8192-smi-larb 5 F^apbsmic7 oclock-controller@1f000000mediatek,mt8192-mdpsyslarb@1f002000mediatek,mt8192-smi-larb  5 F^apbsmic7 dthermal-zonescpu0-thermal   rtripstrip-alert L passivestrip-crit   criticalcooling-mapsmap0 s0 cpu1-thermal   rtripstrip-alert L passivettrip-crit   criticalcooling-mapsmap0 t0 cpu2-thermal   rtripstrip-alert L passiveutrip-crit   criticalcooling-mapsmap0 u0 cpu3-thermal   rtripstrip-alert L passivevtrip-crit   criticalcooling-mapsmap0 v0 cpu4-thermal   rtripstrip-alert L passivewtrip-crit   criticalcooling-mapsmap0 w0 cpu5-thermal   rtripstrip-alert L passivextrip-crit   criticalcooling-mapsmap0 x0 cpu6-thermal   rtripstrip-alert L passiveytrip-crit   criticalcooling-mapsmap0 y0 cpu7-thermal   rtripstrip-alert L passiveztrip-crit   criticalcooling-mapsmap0 z0 vpu0-thermal   {tripstrip-alert L passivetrip-crit   criticalvpu1-thermal   { tripstrip-alert L passivetrip-crit   criticalgpu0-thermal   { tripstrip-alert L passivetrip-crit   criticalgpu1-thermal   { tripstrip-alert L passivetrip-crit   criticalinfra-thermal   { tripstrip-alert L passivetrip-crit   criticalcam-thermal   { tripstrip-alert L passivetrip-crit   criticalmd0-thermal   {tripstrip-alert L passivetrip-crit   criticalmd1-thermal   {tripstrip-alert L passivetrip-crit   criticalmd2-thermal   {tripstrip-alert L passivetrip-crit   criticalchosen serial0:115200n8memory@40000000memory@backlight-lcd0pwm-backlight | }   ' >@Edmic-codec dmic-codec W d2regulator-1v0-dpbrdgregulator-fixedepp1000_dpbrdgdefault~tB@B@ t   regulator-1v0-mipibrdgregulator-fixedepp1000_mipibrdgdefaulttB@B@ t   @regulator-1v8-dpbrdgregulator-fixedepp1800_dpbrdgdefault t  ~ Kregulator-1v8-gregulator-fixed epp1800_ldo_g tw@w@ 4regulator-1v8-mipibrdgregulator-fixedepp1800_mipibrdgdefault t   KAregulator-3v3-dpbrdgregulator-fixedepp3300_dpbrdgdefault t   4regulator-3v3-gregulator-fixed epp3300_g t2Z2Z }4regulator-3v3-zregulator-fixed epp3300_ldo_z t2Z2Z }regulator-3v3-mipibrdgregulator-fixedepp3300_mipibrdgdefault t   4Bregulator-3v3-uregulator-fixed epp3300_u t2Z2Z 4Nregulator-3v3-wlanregulator-fixed epp3300_wlan t2Z2Zdefault t regulator-5v0-aregulator-fixed epp5000_a tLK@LK@ }5regulator-var-sysregulator-fixed eppvar_sys }reserved-memory+^scp@50000000shared-dma-poolP .wifi@c0000000restricted-dma-pool;audio-codecrealtek,rt1015pdefault >sound aud_clk_mosi_offaud_clk_mosi_onaud_dat_mosi_offaud_dat_mosi_onaud_dat_miso_offaud_dat_miso_onvow_dat_miso_offvow_dat_miso_onvow_clk_miso_offvow_clk_miso_onaud_nle_mosi_offaud_nle_mosi_onaud_dat_miso2_offaud_dat_miso2_onaud_gpio_i2s3_offaud_gpio_i2s3_onaud_gpio_i2s8_offaud_gpio_i2s8_onaud_gpio_i2s9_offaud_gpio_i2s9_onaud_dat_mosi_ch34_offaud_dat_mosi_ch34_onaud_dat_miso_ch34_offaud_dat_miso_ch34_onaud_gpio_tdm_offaud_gpio_tdm_on          ' 2 = H S ^ i t       'mediatek,mt8192_mt6359_rt1015p_rt5682sspeaker-codecs headset-codec  compatibleinterrupt-parent#address-cells#size-cellsmodelovl0ovl-2l0ovl-2l2rdma0rdma4i2c0i2c1i2c2i2c3i2c7mmc0mmc1serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheperformance-domainscapacity-dmips-mhz#cooling-cellscpucache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsopp-sharedopp-hzopp-microvoltdma-ranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxoutput-lowinput-enablebias-pull-updrive-strengthdrive-strength-microampbias-disablebias-pull-downoutput-high#power-domain-cellsclock-namesmediatek,infracfgdomain-supplyassigned-clocksassigned-clock-parentsinterrupts-extendedmediatek,dmic-modemediatek,mic-type-0mediatek,mic-type-2regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-coupled-withregulator-coupled-max-spreadregulator-compatible#mbox-cellsstatusresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellspinctrl-namespinctrl-0mediatek,pad-selectspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosfirmware-namememory-regionmediatek,rpmsg-nameinterrupt-namesphyswakeup-sourcemediatek,syscon-wakeupvusb33-supplyvbus-supplymediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesspi-rx-bus-widthspi-tx-bus-widthenable-gpiosreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyremote-endpointpower-supplybacklightrealtek,jd-src#sound-dai-cellsAVDD-supplyDBVDD-supplyLDO1-IN-supplyMICVDD-supplyclock-stretch-nsvcc-supply#phy-cellspost-power-on-delay-mshid-descr-addrvdd-supplypinctrl-1vmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetmmc-hs400-enhanced-strobehs400-ds-delayno-sdiono-sdnon-removablecd-gpioscap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmcpower-domain-namesoperating-points-v2mali-supplymboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelnum-channelswakeup-delay-msenable-active-highregulator-boot-ongpiovin-supplyno-mapsdb-gpiosmediatek,platformpinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11pinctrl-12pinctrl-13pinctrl-14pinctrl-15pinctrl-16pinctrl-17pinctrl-18pinctrl-19pinctrl-20pinctrl-21pinctrl-22pinctrl-23pinctrl-24pinctrl-25sound-dai