f8(xlnx,zynq-zedxlnx,zynq-7000&Zynq Zed Development Boardchosen",console=ttyPS0,115200 earlyprintkaliases5/amba/ethernet@e000b000?/amba/serial@e0001000memoryGmemoryS cpuscpu@0arm,cortex-a9GcpuSW^lx ,+B@B@cpu@1arm,cortex-a9GcpuSWpmuarm,cortex-a9-pmuS0fixedregulator@0regulator-fixedVCCPINTB@B@ amba simple-busadc@f8007100xlnx,zynq-xadc-1.00.aSq  W can@e0008000xlnx,zynq-can-1.0 disabledW$ &can_clkpclkS 2@@@can@e0009000xlnx,zynq-can-1.0 disabledW% &can_clkpclkS 32@@@gpio@e000a000xlnx,zynq-gpio-1.0NW*Z Si2c@e0004000cdns,i2c-r1p10 disabledW& S@i2c@e0005000cdns,i2c-r1p10 disabledW' 0SPinterrupt-controller@f8f01000arm,cortex-a9-gicj{S cache-controller@f8f02000arm,pl310-cacheS   memory-controller@f8006000xlnx,zynq-ddrc-a05S`serial@e0000000xlnx,xuartpscdns,uart-r1p8 disabledW(&uart_clkpclkS serial@e0001000xlnx,xuartpscdns,uart-r1p8okayW)&uart_clkpclkS 2spi@e0006000xlnx,zynq-spi-r1p6S` disabled W" &ref_clkpclkspi@e0007000xlnx,zynq-spi-r1p6Sp disabled 1W# &ref_clkpclkethernet@e000b000 cdns,gemSokay W &pclkhclktx_clk rgmii-idethernet-phy@0S ethernet@e000c000 cdns,gemS disabled -W&pclkhclktx_clksdhci@e0100000arasan,sdhci-8.9aokay&clk_xinclk_ahbW  Ssdhci@e0101000arasan,sdhci-8.9a disabled&clk_xinclk_ahbW! /Sslcr@f8000000!xlnx,zynq-slcrsysconsimple-busS clkc@100xlnx,ps7-clkcjarmpllddrplliopllcpu_6or4xcpu_3or2xcpu_2xcpu_1xddr2xddr3xdcilqspismcpcapgem0gem1fclk0fclk1fclk2fclk3can0can1sdio0sdio1uart0uart1spi0spi1dmausb0_aperusb1_apergem0_apergem1_apersdio0_apersdio1_aperspi0_aperspi1_apercan0_apercan1_aperi2c0_aperi2c1_aperuart0_aperuart1_apergpio_aperlqspi_apersmc_aperswdtdbg_trcdbg_apbS U pinctrl@700xlnx,pinctrl-zynqSdmac@f8003000arm,pl330arm,primecellS0.#abortdma0dma1dma2dma3dma4dma5dma6dma7l ()*+3>LW &apb_pclkdevcfg@f8007000xlnx,zynq-devcfg-1.0Sptimer@f8f00200arm,cortex-a9-global-timerS   Wtimer@f8001000$    cdns,ttcWStimer@f8002000$%&' cdns,ttcWS timer@f8f00600  arm,cortex-a9-twd-timerS Wusb@e0002000"xlnx,zynq-usb-2.20achipidea,usb2okayW S Zulpichostkusb@e0003000"xlnx,zynq-usb-2.20achipidea,usb2 disabledW ,S0Zulpiwatchdog@f8005000W-cdns,wdt-r1p2 SPs phy0usb-nop-xceiv  #address-cells#size-cellscompatiblemodelbootargsethernet0serial0device_typeregclocksclock-latencycpu0-supplyoperating-pointsinterruptsinterrupt-parentregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onlinux,phandlerangesstatusclock-namestx-fifo-depthrx-fifo-depth#gpio-cellsgpio-controller#interrupt-cellsinterrupt-controllerarm,data-latencyarm,tag-latencycache-unifiedcache-levelphy-modephy-handle#clock-cellsfclk-enableclock-output-namesps-clk-frequencysysconinterrupt-names#dma-cells#dma-channels#dma-requestsphy_typedr_modeusb-phytimeout-sec#phy-cells