Ð þí†8ì(š´CompuLab CM-QS600#!qcom,apq8064-cm-qs600qcom,apq8064,chosenaliasesmemory=memoryIcpuscpu@0 !qcom,kraitMqcom,kpss-acc-v1=cpuI[lucpu@1 !qcom,kraitMqcom,kpss-acc-v1=cpuI[lucpu@2 !qcom,kraitMqcom,kpss-acc-v1=cpuI[lucpu@3 !qcom,kraitMqcom,kpss-acc-v1=cpuI[l u l2-cache!cache~Šcpu-pmu!qcom,krait-pmu ˜ soc£ !simple-buspinctrl@800000!qcom,apq8064-pinctrlI€@ªºÆÛ ˜ìdefaultú sdc4-gpiosŠpios*gpio63gpio64gpio65gpio66gpio67gpio68 sdc4ps_holdŠ  muxgpio78 ps_holdi2c1Š  muxgpio20gpio21 gsbi1interrupt-controller@2000000!qcom,msm-qgic2ÆÛI Štimer@200a000!qcom,kpss-timerqcom,msm-timer$˜I ›üÀ€"clock-controller@2088000!qcom,kpss-acc-v1I€€Šclock-controller@2098000!qcom,kpss-acc-v1I €€Šclock-controller@20a8000!qcom,kpss-acc-v1I €€Šclock-controller@20b8000!qcom,kpss-acc-v1I €€Š  regulator@2089000 !qcom,saw2I-Šregulator@2099000 !qcom,saw2I -Šregulator@20a9000 !qcom,saw2I -Šregulator@20b9000 !qcom,saw2I -Š  gsbi@124400007okay!qcom,gsbi-v1.0.0ID> “Eiface£Qi2c@12460000!qcom,i2c-qup-v1.1.1IF ˜Â> ¸ “ Ecoreiface7okay @ú ìdefaulteeprom@50!24c02IP[ gsbi@12480000 7disabled!qcom,gsbi-v1.0.0IH> ”Eiface£i2c@124a0000!qcom,i2c-qup-v1.1.1IJ ˜Ä> º ” Ecoreifacegsbi@166000007ok!qcom,gsbi-v1.0.0I`> ™Eiface£Qserial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmId` ˜ž> ¬ ™ Ecoreiface7okqcom,ssbi@500000 !qcom,ssbiIP dpmic-arbiterclock-controller@900000!qcom,gcc-apq8064I@y†Š  clock-controller@4000000!qcom,mmcc-apq8064Iy†vsdcc-regulator!regulator-fixed “SDCC Power¢)2àº)2àÒŠdma@12402000!qcom,bam-v1.3.0I@ € ˜b> nEbam_clkæñŠdma@12182000!qcom,bam-v1.3.0I € ˜`> pEbam_clkæñŠdma@121c2000!qcom,bam-v1.3.0I € ˜_> qEbam_clkæñŠamba !arm,amba-bus£sdcc@124000007okay!arm,pl18xarm,primecellù€I@  ˜hcmd_irq> x nEmclkapb_pclk *¸Ø8FWiuztxrxsdcc@12180000!arm,pl18xarm,primecellù€7okayI  ˜fcmd_irq> z pEmclkapb_pclk FW* q°„iuztxrxsdcc@121c0000!arm,pl18xarm,primecellù€7okayI  ˜ecmd_irq> { qEmclkapb_pclk FW*Üliuztxrxìdefaultú #address-cells#size-cellsmodelcompatibleinterrupt-parentdevice_typeregenable-methodnext-level-cacheqcom,accqcom,sawcache-levellinux,phandleinterruptsrangesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinctrl-namespinctrl-0pinsfunctionclock-frequencycpu-offsetregulatorstatusclocksclock-namesqcom,modepagesizeqcom,controller-type#clock-cells#reset-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on#dma-cellsqcom,eearm,primecell-periphidinterrupt-namesbus-widthmax-frequencynon-removablecap-sd-highspeedcap-mmc-highspeedvmmc-supplydmasdma-namesno-1-8-vvqmmc-supply