Ð þíÓ¡8ÉÐ( ÑɘHgumstix,omap4-duovero-parlorgumstix,omap4-duoveroti,omap4430ti,omap4&#7OMAP4430 Gumstix Duovero on Parlorchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0memoryzmemory†€@cpuscpu@0arm,cortex-a9zcpuŠ†›¢cpu®“à ¼“à£è 'ÀO€ 5èa€ûÍßñ¡¡cpu@1arm,cortex-a9zcpuŠ†interrupt-controller@48241000arm,cortex-a9-gic#†H$H$l2-cache-controller@48242000arm,pl310-cache†H$ 4Blocal-timer@48240600arm,cortex-a9-twd-timer›†H$  N socti,omap-inframpu ti,omap4-mpuYmpucdsp ti,omap3-c64Ydspiva ti,ivahdYivaocpti,omap4-l3-nocsimple-bushYl3_main_1l3_main_2l3_main_3†DD€ EN  cm1@4a004000 ti,omap4-cm1†J@ clocksextalt_clkin_cko fixed-clock|„DÀHHpad_clks_src_cko fixed-clock|·pad_clks_ckoti,gate-clock›Œ†%%pad_slimbus_core_clks_cko fixed-clock|·TTsecure_32k_clk_src_cko fixed-clock|€slimbus_src_clko fixed-clock|·slimbus_clkoti,gate-clock›Œ †&&sys_32k_cko fixed-clock|€++virt_12000000_cko fixed-clock|·,,virt_13000000_cko fixed-clock|Æ]@--virt_16800000_cko fixed-clock|Y..virt_19200000_cko fixed-clock|$ø//virt_26000000_cko fixed-clock|Œº€00virt_27000000_cko fixed-clock|›üÀ11virt_38400000_cko fixed-clock|Ið22tie_low_clock_cko fixed-clock|77utmi_phy_clkout_cko fixed-clock|“‡[[xclk60mhsp1_cko fixed-clock|“‡WWxclk60mhsp2_cko fixed-clock|“‡YYxclk60motg_cko fixed-clock|“‡\\dpll_abe_ckoti,omap4-dpll-m4xen-clock› †àäìè  dpll_abe_x2_ckoti,omap4-dpll-x2-clock› †ð  dpll_abe_m2x2_ckoti,divider-clock› ™¤†ð¶Í  abe_24m_fclkofixed-factor-clock› äï!!abe_clkoti,divider-clock› ™†ù  aess_fclkoti,divider-clock› Œ™†(dpll_abe_m3x2_ckoti,divider-clock› ™¤†ô¶Ícore_hsd_byp_clk_mux_cko ti,mux-clock›Œ†,dpll_core_ckoti,omap4-dpll-core-clock›† $,(dpll_core_x2_ckoti,omap4-dpll-x2-clock›dpll_core_m6x2_ckoti,divider-clock›™¤†@¶Í66dpll_core_m2_ckoti,divider-clock›™¤†0¶Íddrphy_ckofixed-factor-clock›äïdpll_core_m5x2_ckoti,divider-clock›™¤†<¶Ídiv_core_ckoti,divider-clock›†™div_iva_hs_clkoti,divider-clock›™†Üùdiv_mpu_hs_clkoti,divider-clock›™†œùdpll_core_m4x2_ckoti,divider-clock›™¤†8¶Ídll_clk_div_ckofixed-factor-clock›äïdpll_abe_m2_ckoti,divider-clock› ™†ð¶  dpll_core_m3x2_gate_cko ti,composite-no-wait-gate-clock›Œ†4dpll_core_m3x2_div_ckoti,composite-divider-clock›™†4¶dpll_core_m3x2_ckoti,composite-clock›``dpll_core_m7x2_ckoti,divider-clock›™¤†D¶ÍKKiva_hsd_byp_clk_mux_cko ti,mux-clock›Œ†¬dpll_iva_ckoti,omap4-dpll-clock›† ¤¬¨dpll_iva_x2_ckoti,omap4-dpll-x2-clock›dpll_iva_m4x2_ckoti,divider-clock›™¤†¸¶Ídpll_iva_m5x2_ckoti,divider-clock›™¤†¼¶Ídpll_mpu_ckoti,omap4-dpll-clock›†`dlhdpll_mpu_m2_ckoti,divider-clock›™¤†p¶Íper_hs_clk_div_ckofixed-factor-clock›äï<<usb_hs_clk_div_ckofixed-factor-clock›äïBBl3_div_ckoti,divider-clock›Œ™†l4_div_ckoti,divider-clock›Œ™†^^lp_clk_div_ckofixed-factor-clock› äï33mpu_periphclkofixed-factor-clock›äïocp_abe_iclkoti,divider-clock›Œ†(per_abe_24m_fclkofixed-factor-clock› äïRRdmic_sync_mux_cko ti,mux-clock ›!"#Œ†8$$func_dmic_abe_gfclko ti,mux-clock ›$%&Œ†8mcasp_sync_mux_cko ti,mux-clock ›!"#Œ†@''func_mcasp_abe_gfclko ti,mux-clock ›'%&Œ†@mcbsp1_sync_mux_cko ti,mux-clock ›!"#Œ†H((func_mcbsp1_gfclko ti,mux-clock ›(%&Œ†Hmcbsp2_sync_mux_cko ti,mux-clock ›!"#Œ†P))func_mcbsp2_gfclko ti,mux-clock ›)%&Œ†Pmcbsp3_sync_mux_cko ti,mux-clock ›!"#Œ†X**func_mcbsp3_gfclko ti,mux-clock ›*%&Œ†Xslimbus1_fclk_1oti,gate-clock›#Œ †`slimbus1_fclk_0oti,gate-clock›!Œ†`slimbus1_fclk_2oti,gate-clock›%Œ †`slimbus1_slimbus_clkoti,gate-clock›&Œ †`timer5_sync_muxo ti,mux-clock›"+Œ†htimer6_sync_muxo ti,mux-clock›"+Œ†ptimer7_sync_muxo ti,mux-clock›"+Œ†xtimer8_sync_muxo ti,mux-clock›"+Œ†€dummy_cko fixed-clock|clockdomainsprm@4a306000 ti,omap4-prm†J0`0 N clockssys_clkin_cko ti,mux-clock›,-./012†¶abe_dpll_bypass_clk_mux_cko ti,mux-clock›+Œ†  abe_dpll_refclk_mux_cko ti,mux-clock›+† dbgclk_mux_ckofixed-factor-clock›äïl4_wkup_clk_mux_cko ti,mux-clock›3†UUsyc_clk_div_ckoti,divider-clock›†™""gpio1_dbclkoti,gate-clock›+Œ†8dmt1_clk_muxo ti,mux-clock›+Œ†@usim_ckoti,divider-clock›4Œ†X55usim_fclkoti,gate-clock›5Œ†Xpmd_stm_clock_mux_cko ti,mux-clock ›67Œ† 88pmd_trace_clk_mux_cko ti,mux-clock ›67Œ† 99stm_clk_div_ckoti,divider-clock›8Œ™@† ùtrace_clk_div_div_ckoti,divider-clock›9Œ† ::trace_clk_div_ckoti,clkdm-gate-clock›:;;bandgap_fclkoti,gate-clock›+Œ†ˆclockdomainsemu_sys_clkdmti,clockdomain›;cm2@4a008000 ti,omap4-cm2†J€0clocksper_hsd_byp_clk_mux_cko ti,mux-clock›<Œ†L==dpll_per_ckoti,omap4-dpll-clock›=†@DLH>>dpll_per_m2_ckoti,divider-clock›>™†P¶FFdpll_per_x2_ckoti,omap4-dpll-x2-clock›>†P??dpll_per_m2x2_ckoti,divider-clock›?™¤†P¶ÍEEdpll_per_m3x2_gate_cko ti,composite-no-wait-gate-clock›?Œ†T@@dpll_per_m3x2_div_ckoti,composite-divider-clock›?™†T¶AAdpll_per_m3x2_ckoti,composite-clock›@Aaadpll_per_m4x2_ckoti,divider-clock›?™¤†X¶Í44dpll_per_m5x2_ckoti,divider-clock›?™¤†\¶ÍIIdpll_per_m6x2_ckoti,divider-clock›?™¤†`¶ÍDDdpll_per_m7x2_ckoti,divider-clock›?™¤†d¶ÍLLdpll_usb_ckoti,omap4-dpll-j-type-clock›B†€„ŒˆCCdpll_usb_clkdcoldo_ckoti,fixed-factor-clock›C¤†´(Ídpll_usb_m2_ckoti,divider-clock›C™¤†¶ÍGGducati_clk_mux_cko ti,mux-clock›D†func_12m_fclkofixed-factor-clock›Eäïfunc_24m_clkofixed-factor-clock›Fäï##func_24mc_fclkofixed-factor-clock›EäïSSfunc_48m_fclkoti,divider-clock›E†QQfunc_48mc_fclkofixed-factor-clock›EäïJJfunc_64m_fclkoti,divider-clock›4†PPfunc_96m_fclkoti,divider-clock›E†MMinit_60m_fclkoti,divider-clock›G†VVper_abe_nc_fclkoti,divider-clock› †™NNaes1_fckoti,gate-clock›Œ† aes2_fckoti,gate-clock›Œ†¨dss_sys_clkoti,gate-clock›"Œ † ššdss_tv_clkoti,gate-clock›HŒ † ™™dss_dss_clkoti,gate-clock›IŒ† 6˜˜dss_48mhz_clkoti,gate-clock›JŒ † ››fdif_fckoti,divider-clock›4Œ™†(ùgpio2_dbclkoti,gate-clock›+Œ†`gpio3_dbclkoti,gate-clock›+Œ†hgpio4_dbclkoti,gate-clock›+Œ†pgpio5_dbclkoti,gate-clock›+Œ†xgpio6_dbclkoti,gate-clock›+Œ†€sgx_clk_muxo ti,mux-clock›KLŒ† hsi_fckoti,divider-clock›EŒ™†8ùiss_ctrlclkoti,gate-clock›MŒ† mcbsp4_sync_mux_cko ti,mux-clock›MNŒ†àOOper_mcbsp4_gfclko ti,mux-clock›O%Œ†àhsmmc1_fclko ti,mux-clock›PMŒ†(hsmmc2_fclko ti,mux-clock›PMŒ†0ocp2scp_usb_phy_phy_48moti,gate-clock›QŒ†àsha2md5_fckoti,gate-clock›Œ†Èslimbus2_fclk_1oti,gate-clock›RŒ †8slimbus2_fclk_0oti,gate-clock›SŒ†8slimbus2_slimbus_clkoti,gate-clock›TŒ †8smartreflex_core_fckoti,gate-clock›UŒ†8smartreflex_iva_fckoti,gate-clock›UŒ†0smartreflex_mpu_fckoti,gate-clock›UŒ†(cm2_dm10_muxo ti,mux-clock›+Œ†(cm2_dm11_muxo ti,mux-clock›+Œ†0cm2_dm2_muxo ti,mux-clock›+Œ†8cm2_dm3_muxo ti,mux-clock›+Œ†@cm2_dm4_muxo ti,mux-clock›+Œ†Hcm2_dm9_muxo ti,mux-clock›+Œ†Pusb_host_fs_fckoti,gate-clock›JŒ†Ð__utmi_p1_gfclko ti,mux-clock›VWŒ†XXXusb_host_hs_utmi_p1_clkoti,gate-clock›XŒ†Xutmi_p2_gfclko ti,mux-clock›VYŒ†XZZusb_host_hs_utmi_p2_clkoti,gate-clock›ZŒ †Xusb_host_hs_utmi_p3_clkoti,gate-clock›VŒ †Xusb_host_hs_hsic480m_p1_clkoti,gate-clock›GŒ †Xusb_host_hs_hsic60m_p1_clkoti,gate-clock›VŒ †Xusb_host_hs_hsic60m_p2_clkoti,gate-clock›VŒ †Xusb_host_hs_hsic480m_p2_clkoti,gate-clock›GŒ†Xusb_host_hs_func48mclkoti,gate-clock›JŒ†Xusb_host_hs_fckoti,gate-clock›VŒ†Xotg_60m_gfclko ti,mux-clock›[\Œ†`]]usb_otg_hs_xclkoti,gate-clock›]Œ†`usb_otg_hs_ickoti,gate-clock›Œ†`usb_phy_cm_clk32koti,gate-clock›+Œ†@””usb_tll_hs_usb_ch2_clkoti,gate-clock›VŒ †husb_tll_hs_usb_ch0_clkoti,gate-clock›VŒ†husb_tll_hs_usb_ch1_clkoti,gate-clock›VŒ †husb_tll_hs_ickoti,gate-clock›^Œ†hclockdomainsl3_init_clkdmti,clockdomain›C_scrm@4a30a000ti,omap4-scrm†J0  clocksauxclk0_src_gate_cko ti,composite-no-wait-gate-clock›`Œ†bbauxclk0_src_mux_ckoti,composite-mux-clock ›`aŒ†ccauxclk0_src_ckoti,composite-clock›bcddauxclk0_ckoti,divider-clock›dŒ™†ttauxclk1_src_gate_cko ti,composite-no-wait-gate-clock›`Œ†eeauxclk1_src_mux_ckoti,composite-mux-clock ›`aŒ†ffauxclk1_src_ckoti,composite-clock›efggauxclk1_ckoti,divider-clock›gŒ™†uuauxclk2_src_gate_cko ti,composite-no-wait-gate-clock›`Œ†hhauxclk2_src_mux_ckoti,composite-mux-clock ›`aŒ†iiauxclk2_src_ckoti,composite-clock›hijjauxclk2_ckoti,divider-clock›jŒ™†vvauxclk3_src_gate_cko ti,composite-no-wait-gate-clock›`Œ†kkauxclk3_src_mux_ckoti,composite-mux-clock ›`aŒ†llauxclk3_src_ckoti,composite-clock›klmmauxclk3_ckoti,divider-clock›mŒ™†wwauxclk4_src_gate_cko ti,composite-no-wait-gate-clock›`Œ† nnauxclk4_src_mux_ckoti,composite-mux-clock ›`aŒ† ooauxclk4_src_ckoti,composite-clock›noppauxclk4_ckoti,divider-clock›pŒ™† xxauxclk5_src_gate_cko ti,composite-no-wait-gate-clock›`Œ†$qqauxclk5_src_mux_ckoti,composite-mux-clock ›`aŒ†$rrauxclk5_src_ckoti,composite-clock›qrssauxclk5_ckoti,divider-clock›sŒ™†$yyauxclkreq0_cko ti,mux-clock›tuvwxyŒ†auxclkreq1_cko ti,mux-clock›tuvwxyŒ†auxclkreq2_cko ti,mux-clock›tuvwxyŒ†auxclkreq3_cko ti,mux-clock›tuvwxyŒ†auxclkreq4_cko ti,mux-clock›tuvwxyŒ† auxclkreq5_cko ti,mux-clock›tuvwxyŒ†$clockdomainscounter@4a304000ti,omap-counter32k†J0@  Ycounter_32kpinmux@4a100040 ti,omap4-padconfpinctrl-single†J@–#Igÿ„default ’z{|pinmux_twl6040_pinsœ&`pinmux_mcpdm_pins(œÆÈÊÌΑ‘pinmux_mcbsp1_pins œ¾ÀÂÄ’’pinmux_hsusbb1_pins`œ‚ „† ˆ Š Œ Ž  ’ ” – ˜ pinmux_hsusb1phy_pinsœL¤¤pinmux_w2cbw0015_pinsœ&:¥¥pinmux_i2c1_pinsœâäpinmux_i2c4_pinsœîðŠŠpinmux_mmc1_pins0œ¢¤¦¨ª¬pinmux_mmc5_pins0œ  pinmux_twl6030_pinsœ^A‚‚pinmux_led_pinsœÖzzpinmux_button_pinsœÔ{{pinmux_i2c2_pinsœæ興pinmux_i2c3_pinsœê쉉pinmux_smsc_pinsœ(*0||pinmux_dss_hdmi_pins œXZ\^pinmux@4a31e040 ti,omap4-padconfpinctrl-single†J1à@8#Igÿpinmux_twl6030_wkup_pinsœƒƒtisyscon@4a1005a0syscon†J p}}pbias_regulatorti,pbias-omap†`°}pbias_mmc_omap4·pbias_mmc_omap4Æw@Þ-ÆÀŒŒocmcram@40304000 mmio-sram†@0@ dma-controller@4a056000ti,omap4430-sdma†J`0N  ö ‹‹gpio@4a310000ti,omap4-gpio†J1 NYgpio1-=#gpio@48055000ti,omap4-gpio†HP NYgpio2-=#€€gpio@48057000ti,omap4-gpio†Hp NYgpio3-=#gpio@48059000ti,omap4-gpio†H N Ygpio4-=#¦¦gpio@4805b000ti,omap4-gpio†H° N!Ygpio5-=#gpio@4805d000ti,omap4-gpio†HÐ N"Ygpio6-=#……gpmc@50000000ti,omap4430-gpmc†P NIUYgpmcg›¢fckh,ethernet@gpmcsmsc,lan9221smsc,lan9115z…—±Ë Ù2ë2ý  2@2O]2l2}2Ž2·#Î#è#/2A~Q_l †ÿ&€N ‚mii‹¬¼N serial@4806a000ti,omap4-uart†H  NHYuart1|Ülserial@4806c000ti,omap4-uart†HÀÍIYuart2|Ülserial@48020000ti,omap4-uart†HÍJYuart3|Ülserial@4806e000ti,omap4-uart†HàÍFYuart4|Ülspinlock@4a0f6000ti,omap4-hwspinlock†J` Yspinlockái2c@48070000 ti,omap4-i2c†H N8Yi2c1„default’|€twl@48†H N& ti,twl6030#„default’‚ƒrtcti,twl4030-rtcN regulator-vaux1ti,twl6030-vaux1ÆB@Þ-ÆÀregulator-vaux2ti,twl6030-vaux2ÆO€Þ*¹€regulator-vaux3ti,twl6030-vaux3ÆB@Þ-ÆÀregulator-vmmcti,twl6030-vmmcÆO€Þ-ÆÀŽŽregulator-vppti,twl6030-vppÆw@Þ&% regulator-vusimti,twl6030-vusimÆO€Þ,@ regulator-vdacti,twl6030-vdacœœregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioïregulator-vusbti,twl6030-vusb„„regulator-v1v8ti,twl6030-v1v8regulator-v2v1ti,twl6030-v2v1usb-comparatorti,twl6030-usbN „pwmti,twl6030-pwmpwmledti,twl6030-pwmledtwl@4b ti,twl6040†K Nw& …*†5‡A££i2c@48072000 ti,omap4-i2c†H  N9Yi2c2„default’ˆ|€i2c@48060000 ti,omap4-i2c†H N=Yi2c3„default’‰|† eeprom@51 atmel,24c01†QTi2c@48350000 ti,omap4-i2c†H5 N>Yi2c4„default’Š|€spi@48098000ti,omap4-mcspi†H € NAYmcspi1]@k‹#‹$‹%‹&‹'‹(‹)‹* ptx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspi†H   NBYmcspi2] k‹+‹,‹-‹.ptx0rx0tx1rx1spi@480b8000ti,omap4-mcspi†H € N[Ymcspi3]k‹‹ptx0rx0spi@480ba000ti,omap4-mcspi†H   N0Ymcspi4]k‹F‹Gptx0rx0mmc@4809c000ti,omap4-hsmmc†H À NSYmmc1z‡k‹=‹>ptxrxžŒ„default’«Ž·Ämmc@480b4000ti,omap4-hsmmc†H @ NVYmmc2‡k‹/‹0ptxrx Õdisabledmmc@480ad000ti,omap4-hsmmc†H Ð N^Ymmc3‡k‹M‹Nptxrx Õdisabledmmc@480d1000ti,omap4-hsmmc†H  N`Ymmc4‡k‹9‹:ptxrx Õdisabledmmc@480d5000ti,omap4-hsmmc†H P N;Ymmc5‡k‹;‹<ptxrx„default’«·ÄÜmmu@4a066000ti,omap4-iommu†J` NYmmu_dspmmu@55082000ti,omap4-iommu†U  NdYmmu_ipuïwdt@4a314000ti,omap4-wdtti,omap3-wdt†J1@€ NP Ywd_timer2mcpdm@40132000ti,omap4-mcpdm†@ I mpudma NpYmcpdmk‹A‹Bpup_linkdn_linkÕokay„default’‘¢¢dmic@4012e000ti,omap4-dmic†@àIàmpudma NrYdmick‹Cpup_link Õdisabledmcbsp@40122000ti,omap4-mcbsp†@ ÿI ÿmpudma Ncommon€Ymcbsp1k‹!‹"ptxrxÕokay„default’’mcbsp@40124000ti,omap4-mcbsp†@@ÿI@ÿmpudma Ncommon€Ymcbsp2k‹‹ptxrx Õdisabledmcbsp@40126000ti,omap4-mcbsp†@`ÿI`ÿmpudma Ncommon€Ymcbsp3k‹‹ptxrx Õdisabledmcbsp@48096000ti,omap4-mcbsp†H `ÿmpu Ncommon€Ymcbsp4k‹‹ ptxrx Õdisabledkeypad@4a31c000ti,omap4-keypad†J1À€ NxmpuYkbddmm@4e000000 ti,omap4-dmm†N NqYdmmemif@4c000000 ti,emif-4d†L NnYemif1g.7Ncemif@4d000000 ti,emif-4d†M NoYemif2g.7Ncocp2scp@4a0ad000ti,omap-ocp2scp†J ÐhYocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2†J ЀXv“›”¢wkupclk‚––mailbox@4a0f4000ti,omap4-mailbox†J@ NYmailbox™«mbox_ipu ½ Èmbox_dsp ½ Ètimer@4a318000ti,omap3430-timer†J1€€ N%Ytimer1Ótimer@48032000ti,omap3430-timer†H € N&Ytimer2timer@48034000ti,omap4430-timer†H@€ N'Ytimer3timer@48036000ti,omap4430-timer†H`€ N(Ytimer4timer@40138000ti,omap4430-timer†@€€I€€ N)Ytimer5âtimer@4013a000ti,omap4430-timer†@ €I € N*Ytimer6âtimer@4013c000ti,omap4430-timer†@À€IÀ€ N+Ytimer7âtimer@4013e000ti,omap4430-timer†@à€Ià€ N,Ytimer8ïâtimer@4803e000ti,omap4430-timer†Hà€ N-Ytimer9ïtimer@48086000ti,omap3430-timer†H`€ N.Ytimer10ïtimer@48088000ti,omap4430-timer†H€€ N/Ytimer11ïusbhstll@4a062000 ti,usbhs-tll†J  NN Yusb_tll_hsusbhshost@4a064000ti,usbhs-host†J@ Yusb_host_hsh ›VWY3¢refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 üehci-phyohci@4a064800ti,ohci-omap3†JH& NLehci@4a064c00 ti,ehci-omap†JL& NM•control-phy@4a002300ti,control-phy-usb2†J#power““control-phy@4a00233cti,control-phy-otghs†J#<otghs_control——usb_otg_hs@4a0ab000ti,omap4-musb†J °ÿN\]mcdma Yusb_otg_hs –– usb2-phy)1 v—:†I2aes@4b501000 ti,omap4-aesYaes†KP  NUk‹o‹nptxrxdes@480a5000 ti,omap4-desYdes†H P  NRk‹u‹tptxrxregulator-abb-mpu ti,abb-v2·abb_mpuO€›h2yÕokay†J0{ÐJ0`base-addressint-addressx‰£èO€èû1Èregulator-abb-iva ti,abb-v2·abb_ivaO€›h2y Õdisabled†J0{ØJ0`base-addressint-addressdss@58000000 ti,omap4-dss†X€Õok Ydss_core›˜¢fckhdispc@58001000ti,omap4-dispc†X N Ydss_dispc›˜¢fckencoder@58002000ti,omap4-rfbi†X  Õdisabled Ydss_rfbi›˜¢fckickencoder@58003000ti,omap4-venc†X0 Õdisabled Ydss_venc›™¢fckencoder@58004000 ti,omap4-dsi†X@XB@XC protophypll N5 Õdisabled Ydss_dsi1›˜š ¢fcksys_clkencoder@58005000 ti,omap4-dsi†XPXR@XS protophypll NT Õdisabled Ydss_dsi2›˜š ¢fcksys_clkencoder@58006000ti,omap4-hdmi †X`XbXcXdwppllphycore NeÕok Ydss_hdmi››š ¢fcksys_clkk‹L paudio_tx•œ„default’portendpoint¡ž§§bandgap†J"`J#,ti,omap4430-bandgap±ŸŸthermal-zonescpu_thermalÇúÝèëŸtripscpu_alertû†  Ðpassive  cpu_critûèH Ð criticalcooling-mapsmap0   ¡ÿÿÿÿÿÿÿÿsoundti,abe-twl6040 &DuoVero /Ið <¢ E£a PHeadset StereophoneHSOLHeadset StereophoneHSORHSMICHeadset MicHeadset MicHeadset Mic Biashsusb1_phyusb-nop-xceiv a€„default’¤›w ¢main_clk|$ø••w2cbw0015_vmmc„default’¥regulator-fixed ·w2cbw0015Æ-ÆÀÞ-ÆÀ %€  mpA ~leds gpio-ledsled0 duovero:blue:led0 g¦ –heartbeatgpio_keys gpio-keysbutton0@121 button0 ¬ g¦ ·connector@0hdmi-connector hdmid Ç€portendpoint¡§žžregulator-vddvarioregulator-fixed ·vddvarioï~~regulator-vdd33aregulator-fixed·vdd33aï #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressphy-modegpmc,mux-add-datagpmc,sync-readgpmc,sync-writegpmc,sync-clk-psinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highpagesizeti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,bus-widthti,non-removablestatuscap-power-off-cardti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosstartup-delay-usregulator-boot-onlabellinux,default-triggerlinux,codegpio-key,wakeuphpd-gpios