Ð þíÐ8h(h0Qualcomm IPQ8064/AP148 !qcom,ipq8064-ap148qcom,ipq8064,chosen=serial0:115200n8aliases#I/soc/gsbi@16300000/serial@16340000memoryQmemory]cpuscpu@0 !qcom,kraitaqcom,kpss-acc-v1Qcpu]o€‰cpu@1 !qcom,kraitaqcom,kpss-acc-v1Qcpu]o€‰l2-cache!cache’žcpu-pmu!qcom,krait-pmu ¦ reserved-memory±nss@40000000]@¸smem@41000000]A ¸rsvd@41200000]A 0¸clockscxo_board !fixed-clock¿Ì}x@pxo_board !fixed-clock¿Ì}x@sleep_clk !fixed-clockÌ€¿žsoc± !simple-buslpass@28100000!qcom,lpass-cpu Üdisabledã $êahbix-clkmi2s-osr-clkmi2s-bit-clk ¦Uölpass-irq-lpaif]( lpass-lpaifpinmux@800000!qcom,ipq8064-pinctrl]€@ ,A ¦ž i2c4_pinmuxRgpio12gpio13Wgsbi4`ž spi_pinsž muxRgpio18gpio19gpio21Wgsbi5m |interrupt-controller@2000000!qcom,msm-qgic2,A] žtimer@200a0005!qcom,kpss-timerqcom,kpss-wdt-ipq8064qcom,msm-timer<¦] Ì}x@€ãêsleep†clock-controller@2088000!qcom,kpss-acc-v1]€€žclock-controller@2098000!qcom,kpss-acc-v1] €€žregulator@2089000 !qcom,saw2]‘žregulator@2099000 !qcom,saw2] ‘žgsbi@12480000!qcom,gsbi-v1.0.0›]Hã €êiface± Üdisabled¦ serial@12490000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]IH ¦Ãã — € êcoreiface Üdisabledi2c@124a0000!qcom,i2c-qup-v1.1.1]J ¦Äã ‰ € êcoreiface Üdisabledgsbi@16300000!qcom,gsbi-v1.0.0›]0ã ‚êiface±Üok¦ ²serial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]40 ¦˜ã › ‚ êcoreifaceÜoki2c@16380000!qcom,i2c-qup-v1.1.1]8 ¦™ã ‚ êcoreifaceÜokÌ @¼ Ædefaultgsbi@1a200000!qcom,gsbi-v1.0.0›] ã ƒêiface±Üok¦ ²serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]$  ¦šã ƒ êcoreiface Üdisabledi2c@1a280000!qcom,i2c-qup-v1.1.1]( ¦›ã ƒ êcoreiface Üdisabledspi@1a280000!qcom,spi-qup-v1.1.1]( ¦›ã ƒ êcoreifaceÜokÔúð€¼ Ædefault æ m25p80@0 !s25fl256s1Ôúð€]partition@0ïrootfs]partition@1ïscratch]gsbi@16600000 Üdisabled!qcom,gsbi-v1.0.0›]`ã …êiface±¦ serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm]d` ¦žã ¡ … êcoreiface Üdisabledsata-phy@1b400000!qcom,ipq806x-sata-phy]@ã »êcfgõÜokžsata@29000000!qcom,ipq806x-ahcigeneric-ahci])€ ¦Ñ(ã 2 µ º · ¸$êslave_faceifacecorerxoobpmalive · ¸õáõá% *sata-phyÜok4qcom,ssbi@500000 !qcom,ssbi]P Fpmic-arbiterclock-controller@900000!qcom,gcc-ipq8064]@¿[ž syscon@1a400000!qcom,tcsr-ipq8064syscon]@ž clock-controller@28000000!qcom,lcc-ipq8064](¿[ž #address-cells#size-cellsmodelcompatibleinterrupt-parentstdout-pathserial0device_typeregenable-methodnext-level-cacheqcom,accqcom,sawcache-levelphandleinterruptsrangesno-map#clock-cellsclock-frequencystatusclocksclock-namesinterrupt-namesreg-namesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctionbias-disabledrive-strengthbias-nonecpu-offsetregulatorcell-indexsyscon-tcsrqcom,modepinctrl-0pinctrl-namesspi-max-frequencycs-gpioslabel#phy-cellsassigned-clocksassigned-clock-ratesphysphy-namesports-implementedqcom,controller-type#reset-cells