L 8G(EG ,Banana Pi BPI-M2-Zero-2sinovoip,bpi-m2-zeroallwinner,sun8i-h2-pluschosen =Dserial0:115200n8framebuffer-hdmi02allwinner,simple-framebuffersimple-framebufferPmixer0-lcd0-hdmicfo jdisabledframebuffer-tve02allwinner,simple-framebuffersimple-framebufferPmixer1-lcd1-tvecg jdisabledclocks =osc24M_clkq 2fixed-clock~n6osc24Mosc32k_clkq 2fixed-clock~osc32kinternal-osc-clkq 2fixed-clock~$ioscdisplay-engine"2allwinner,sun8i-h3-display-engine jdisabledsoc 2simple-bus =clock@1000000ce0modbus"q2allwinner,sun8i-h3-de2-clkmixer@11000002allwinner,sun8i-h3-de2-mixer-0cbusmodports port@1endpointsyscon@1c00000,2allwinner,sun8i-h3-system-controllersyscondma-controller@1c020002allwinner,sun8i-h3-dma  2c lcd-controller@1c0c00082allwinner,sun8i-h3-tcon-tvallwinner,sun8i-a83t-tcon-tv Vc*f ahbtcon-ch1lcdports port@0endpointport@1 endpoint@1mmc@1c0f000"default0ahb <jokay 2allwinner,sun7i-a20-mmc cGIHahbmmcoutputsample: FP mmc@1c10000"default0 ahb =jokay 2allwinner,sun7i-a20-mmc cJLKahbmmcoutputsample: Y f Fqwifi@12brcm,bcm4329-fmac    host-wakemmc@1c11000 ahb > jdisabled 2allwinner,sun7i-a20-mmc cMONahbmmcoutputsampleusb@1c190002allwinner,sun8i-h3-musbc  Gmc usb jokayotgphy@1c194002allwinner,sun8i-h3-usb-phy(,phy_ctrlpmu0pmu1pmu2pmu3 cXYZ[$usb0_phyusb1_phyusb2_phyusb3_phy ,usb0_resetusb1_resetusb2_resetusb3_resetjokay usb@1c1a000%2allwinner,sun8i-h3-ehcigeneric-ehci Hc!%jokayusb@1c1a400%2allwinner,sun8i-h3-ohcigeneric-ohci Ic!%\jokayusb@1c1b000%2allwinner,sun8i-h3-ehcigeneric-ehci Jc"& usb jdisabledusb@1c1b400%2allwinner,sun8i-h3-ohcigeneric-ohci Kc"&] usb jdisabledusb@1c1c000%2allwinner,sun8i-h3-ehcigeneric-ehci Lc#' usb jdisabledusb@1c1c400%2allwinner,sun8i-h3-ohcigeneric-ohci Mc#'^ usb jdisabledusb@1c1d000%2allwinner,sun8i-h3-ehcigeneric-ehci Nc$( usb jdisabledusb@1c1d400%2allwinner,sun8i-h3-ohcigeneric-ohci Oc$(_ usb jdisabledclock@1c20000c hoscloscq2allwinner,sun8i-h3-ccupinctrl@1c20800 c6apbhosclosc2allwinner,sun8i-h3-pinctrl emac0BPD0PD1PD2PD3PD4PD5PD7PD8PD9PD10PD12PD13PD15PD16PD17emac$(i2c0 PA11PA12i2c0i2c1 PA18PA19i2c1i2c2 PE12PE13i2c2mmc0PF0PF1PF2PF3PF4PF5mmc0$3mmc1PG0PG1PG2PG3PG4PG5mmc1$3 mmc2_8bit3PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15PC16mmc2$3spdifPA17spdifspi0PC0PC1PC2PC3spi0spi1PA15PA16PA14PA13spi1uart0PA4PA5uart0uart1PG6PG7uart1uart1_rts_ctsPG8PG9uart1uart2PA0PA1uart2uart3 PA13PA14uart3uart3_rts_cts PA15PA16uart3timer@1c20c002allwinner,sun4i-a10-timer cethernet@1c300002allwinner,sun8i-h3-emac@ Rmacirq  stmmacethc stmmaceth jdisabledmdio 2snps,dwmac-mdiomdio-mux2allwinner,sun8i-h3-mdio-mux Gmdio@1!2allwinner,sun8i-h3-mdio-internal ethernet-phy@12ethernet-phy-ieee802.3-c22cC'mdio@2 spi@1c680002allwinner,sun8i-h3-spiƀ AcRahbmodW\rxtx"default0 jdisabled spi@1c690002allwinner,sun8i-h3-spiƐ BcSahbmodW\rxtx"default0 jdisabled watchdog@1c20ca02allwinner,sun6i-a31-wdt  spdif@1c21000f2allwinner,sun8i-h3-spdif  c5W) apbspdifW\tx jdisabledpwm@1c214002allwinner,sun8i-h3-pwmcw jdisabledi2s@1c22000f2allwinner,sun8i-h3-i2s   c8TapbmodW+\rxtx jdisabledi2s@1c22400f2allwinner,sun8i-h3-i2s$ c9UapbmodW,\rxtx jdisabledcodec@1c22c00f2allwinner,sun8i-h3-codec, c4m apbcodec(W\rxtx jdisabledserial@1c280002snps,dw-apb-uart€ c>1W\rxtxjokay"default0serial@1c284002snps,dw-apb-uart„ c?2W\rxtxjokay"default0serial@1c288002snps,dw-apb-uartˆ c@3W\rxtx jdisabledserial@1c28c002snps,dw-apb-uartŒ cA4W  \rxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c¬ c;."default0 jdisabled i2c@1c2b0002allwinner,sun6i-a31-i2c° c</"default0 jdisabled i2c@1c2b4002allwinner,sun6i-a31-i2c´ c=0"default0 jdisabled interrupt-controller@1c81000 2arm,gic-400  @ `   hdmi@1ee000082allwinner,sun8i-h3-dw-hdmiallwinner,sun8i-a83t-dw-hdmi Xc/poiahbisfrtmds!ctrl hdmi-phy jdisabledports port@0endpointport@1hdmi-phy@1ef00002allwinner,sun8i-h3-hdmi-phyc/pbusmodpll-0 phyrtc@1f000002allwinner,sun6i-a31-rtcT()clock@1f014002allwinner,sun8i-h3-r-ccuc hoscloscioscpll-periphq codec-analog@1f015c0 2allwinner,sun8i-h3-codec-analogir@1f020002allwinner,sun5i-a13-irc  apbir  %  jdisabledi2c@1f024002allwinner,sun6i-a31-i2c$ ,"default0!c   jdisabled pinctrl@1f02c002allwinner,sun8i-h3-r-pinctrl, -c apbhoscloscirPL11 s_cir_rxr-i2cPL0PL1s_i2c!system-control@1c00000"2allwinner,sun8i-h3-system-control =sram@1d00000 2mmio-sram  =sram-section@072allwinner,sun8i-h3-sram-c1allwinner,sun4i-a10-sram-c1gpu@1c40000%2allwinner,sun8i-h3-maliarm,mali-400Tabcdfge#gpgpmmupp0ppmmu0pp1ppmmu1pmuc1r buscore#r`opp_table02operating-points-v2"opp-648000000& ހހ opp-8160000000,  opp-1008000000< OO cpus cpu@02arm,cortex-a7cpuccpu"/>#$cpu@12arm,cortex-a7cpuccpu"/%cpu@22arm,cortex-a7cpuccpu"/&cpu@32arm,cortex-a7cpuccpu"/'pmu2arm,cortex-a7-pmu0xyz{I$%&'timer2arm,armv7-timer0   ahci-5v2regulator-fixed\ahci-5vkLK@LK@  jdisabledusb0-vbus2regulator-fixed \usb0-vbuskLK@LK@   jdisabledusb1-vbus2regulator-fixed \usb1-vbuskLK@LK@  jdisabledusb2-vbus2regulator-fixed \usb2-vbuskLK@LK@  jdisabledvcc3v02regulator-fixed\vcc3v0k--vcc3v32regulator-fixed\vcc3v3k2Z2Z vcc5v02regulator-fixed\vcc5v0kLK@LK@aliases/soc/serial@1c28000/soc/serial@1c28400leds 2gpio-leds"defaultpwr_ledbananapi-m2-zero:red:pwrS ongpio_keys 2gpio-keys"defaultsw4powerSvdd-cpux-regulator2regulator-gpio \vdd-cpuxvoltagek 2S,2 #wifi_pwrseq2mmc-pwrseq-simple"default9  interrupt-parent#address-cells#size-cellsmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatus#clock-cellsclock-frequencyclock-output-namesphandleclock-accuracyallwinner,pipelinesregclock-namesresets#reset-cellsremote-endpointinterrupts#dma-cellsreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removableinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upsysconmdio-parent-busdmasdma-names#sound-dai-cells#pwm-cellsallwinner,codec-analog-controlsreg-shiftreg-io-widthassigned-clocksassigned-clock-ratesopp-sharedopp-hzopp-microvoltclock-latency-nsdevice_typeoperating-points-v2#cooling-cellscpu-supplyinterrupt-affinityregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioserial0serial1labeldefault-statelinux,coderegulator-typeregulator-always-onregulator-ramp-delaygpios-statesreset-gpios