Ð þí8^84x(æ4@V2P-CA9‘" arm,vexpress,v2p-ca9arm,vexpress+<Ksmb@4000000 simple-bus<KPW@DHL^ o?´‚            !!""##$$%%&&''(())**motherboardV2M-P1 arm,vexpress,v2m-p1simple-bus<K^Wflash@0,00000000 arm,vexpress-flashcfi-flash”psram@2,00000000 arm,vexpress-psrammtd-ram ”vram@3,00000000 arm,vexpress-vram €Ÿ ethernet@3,02000000 smsc,lan9118smsc,lan9115 §²mii»ÈÝðþusb@3,03000000 nxp,usb-isp1761 §iofpga@7,00000000 simple-bus<KWsysreg@0 arm,vexpress-sysreg<K WŸgpio@8 arm,vexpress-sysreg,sys_led(Ÿgpio@48 arm,vexpress-sysreg,sys_mciH(Ÿgpio@4c arm,vexpress-sysreg,sys_flashL(sysctl@1000 arm,sp810arm,primecell 4;refclktimclkapb_pclkG0Ttimerclken0timerclken1timerclken2timerclken3 gwŸi2c@2000 arm,versatile-i2c <Kpcie-switch@60 idt,89hpes32h8`aaci@4000 arm,pl041arm,primecell@§ 4 ;apb_pclkmmci@5000 arm,pl180arm,primecellP§  Ž — ·®4;mclkapb_pclkkmi@6000 arm,pl050arm,primecell`§ 4;KMIREFCLKapb_pclkkmi@7000 arm,pl050arm,primecellp§ 4;KMIREFCLKapb_pclkuart@9000 arm,pl011arm,primecell§4 ;uartclkapb_pclkuart@a000 arm,pl011arm,primecell §4 ;uartclkapb_pclkuart@b000 arm,pl011arm,primecell°§4 ;uartclkapb_pclkuart@c000 arm,pl011arm,primecellÀ§4 ;uartclkapb_pclkwdt@f000 arm,sp805arm,primecellð§4;wdogclkapb_pclktimer@11000 arm,sp804arm,primecell§4;timclken1timclken2apb_pclktimer@12000 arm,sp804arm,primecell §4;timclken1timclken2apb_pclki2c@16000 arm,versatile-i2c`<Kdvi-transmitter@39 sil,sii9022-tpisil,sii90229dvi-transmitter@60 sil,sii9022-cpisil,sii9022`rtc@17000 arm,pl031arm,primecellp§4 ;apb_pclkcompact-flash@1a000 arm,vexpress-cfata-generic ¡ºclcd@1f000 arm,pl111arm,primecellð Äcombined§4 ;clcdclkapb_pclkÔ âG°portendpoint÷  Ÿ panel panel-dpiportendpoint÷ Ÿ panel-timing!€#Ø1€9(ER`\àd p }fixed-regulator-0 regulator-fixed‡3V3–2Z ®2Z ÆŸclk24mhz fixed-clockG!n6 Tv2m:clk24mhzŸrefclk1mhz fixed-clockG!B@Tv2m:refclk1mhzŸrefclk32khz fixed-clockG!€Tv2m:refclk32khzŸleds gpio-ledsuser1Úv2m:green:user1 ‘ àheartbeatuser2Úv2m:green:user2 ‘àmmc0user3Úv2m:green:user3 ‘àcpu0user4Úv2m:green:user4 ‘àcpu1user5Úv2m:green:user5 ‘àcpu2user6Úv2m:green:user6 ‘àcpu3user7Úv2m:green:user7 ‘àcpu4user8Úv2m:green:user8 ‘àcpu5mcc arm,vexpress,config-busöoscclk0 arm,vexpress-osc*}x@“‡G Tv2m:oscclk0oscclk1 arm,vexpress-osc*jepßÒ@G Tv2m:oscclk1Ÿ oscclk2 arm,vexpress-osc*n6n6G Tv2m:oscclk2Ÿ volt-vio arm,vexpress-volt‡VIOÆÚVIOtemp-mcc arm,vexpress-tempÚMCCreset arm,vexpress-resetmuxfpga arm,vexpress-muxfpgashutdown arm,vexpress-shutdownreboot arm,vexpress-reboot dvimode arm,vexpress-dvimode chosenaliases55/smb@4000000/motherboard/iofpga@7,00000000/uart@90005=/smb@4000000/motherboard/iofpga@7,00000000/uart@a0005E/smb@4000000/motherboard/iofpga@7,00000000/uart@b0005M/smb@4000000/motherboard/iofpga@7,00000000/uart@c0005U/smb@4000000/motherboard/iofpga@7,00000000/i2c@160004Z/smb@4000000/motherboard/iofpga@7,00000000/i2c@2000cpus<Kcpu@0_cpu arm,cortex-a9kŸcpu@1_cpu arm,cortex-a9kŸcpu@2_cpu arm,cortex-a9kŸcpu@3_cpu arm,cortex-a9kŸmemory@60000000_memory`@clcd@10020000 arm,pl111arm,primecell Äcombined §,4;clcdclkapb_pclk⿤€portendpoint÷ Ÿpanel panel-dpiportendpoint÷Ÿpanel-timing!Èï_19˜E0Rh\dp}memory-controller@100e0000 arm,pl341arm,primecell4 ;apb_pclkmemory-controller@100e1000 arm,pl354arm,primecell§-.4 ;apb_pclktimer@100e4000 arm,sp804arm,primecell@§014;timclkapb_pclk |disabledwatchdog@100e5000 arm,sp805arm,primecellP §34;wdogclkapb_pclkscu@1e000000 arm,cortex-a9-scuXtimer@1e000600 arm,cortex-a9-twd-timer  § watchdog@1e000620 arm,cortex-a9-twd-wdt  §interrupt-controller@1e001000 arm,cortex-a9-gic^<ƒŸcache-controller@1e00a000 arm,pl310-cache  §+˜¦ ² ßpmu arm,cortex-a9-pmu0§<=>?Ódcc arm,vexpress,config-busöextsaxiclk arm,vexpress-osc*ÉÀúð€G Textsaxiclkclcdclk arm,vexpress-osc*˜–€Ä´GTclcdclkŸtcrefclk arm,vexpress-osc*÷Š@õáG TtcrefclkŸvolt-vd10 arm,vexpress-volt‡VD10ÆÚVD10volt-vd10-s2 arm,vexpress-volt‡VD10_S2ÆÚVD10_S2volt-vd10-s3 arm,vexpress-volt‡VD10_S3ÆÚVD10_S3volt-vcc1v8 arm,vexpress-volt‡VCC1V8ÆÚVCC1V8volt-ddr2vtt arm,vexpress-volt‡DDR2VTTÆÚDDR2VTTvolt-vcc3v3 arm,vexpress-volt‡VCC3V3ÆÚVCC3V3amp-vd10-s2 arm,vexpress-ampÚVD10_S2amp-vd10-s3 arm,vexpress-ampÚVD10_S3power-vd10-s2 arm,vexpress-power  ÚPVD10_S2power-vd10-s3 arm,vexpress-power  ÚPVD10_S3hsb@e0000000 simple-bus<K Wà ^o`‚$%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsranges#interrupt-cellsinterrupt-map-maskinterrupt-mapregbank-widthphandleinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsclocksclock-names#clock-cellsclock-output-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftinterrupt-namesmemory-regionmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onlabellinux,default-triggerarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3i2c0i2c1device_typenext-level-cachestatusinterrupt-controllercache-unifiedcache-levelarm,data-latencyarm,tag-latencyinterrupt-affinity