8P(Qualcomm APQ8064/IFC6410"!qcom,apq8064-ifc6410qcom,apq8064,chosen=serial0:115200n8aliases#I/soc/gsbi@16600000/serial@16640000#Q/soc/gsbi@16500000/serial@16540000 Y/soc/gsbi@12440000/i2c@12460000 ^/soc/gsbi@12480000/i2c@124a0000 c/soc/gsbi@16200000/i2c@16280000 h/soc/gsbi@16300000/i2c@16380000 m/soc/gsbi@1a200000/spi@1a280000memoryrmemory~reserved-memorysmem@80000000~ wcnss@8f000000~pUcpuscpu@0 !qcom,kraitqcom,kpss-acc-v1rcpu~fcpu@1 !qcom,kraitqcom,kpss-acc-v1rcpu~hcpu@2 !qcom,kraitqcom,kpss-acc-v1rcpu~ jcpu@3 !qcom,kraitqcom,kpss-acc-v1rcpu~  ll2-cache!cacheidle-statesspc#!qcom,idle-state-spcarm,idle-state thermal-zonescpu-thermal0-; Ktripstrip0X$dypassivetrip1Xd ycriticalcpu-thermal1-; Kltripstrip0X$dypassivetrip1Xd ycriticalcpu-thermal2-; Ktripstrip0X$dypassivetrip1Xd ycriticalcpu-thermal3-; Kltripstrip0X$dypassivetrip1Xd ycriticalcpu-pmu!qcom,krait-pmu o clockscxo_board !fixed-clockz$/pxo_board !fixed-clockzsleep_clk !fixed-clockz.hwmutex!qcom,sfpb-mutex  smem !qcom,smemsmd !qcom,smdmodem@0 o%  disabledq6@1 oZ  disableddsps@3 o @ disabledriva@6 o  disabledsmsm !qcom,smsm    @apps@0~ [modem@1~ o&#8q6@2~ oY#8wcnss@3~ o#8Tdsps@4~ o#8firmwarescm!qcom,scm-apq8064I Pcoreiio-hwmon !iio-hwmonT\   soc !simple-buspinctrl@800000!qcom,apq8064-pinctrl~@hx#8 odefault sdc4-gpios@pios*gpio63gpio64gpio65gpio66gpio67gpio68sdc4sdcc1-pin-active9clk sdc1_clkcmd sdc1_cmd data sdc1_data sdcc3-pin-activeclk sdc3_clkcmd sdc3_cmddata sdc3_dataps_holdmuxgpio78ps_holdi2c1muxgpio20gpio21gsbi1pinconfgpio20gpio21i2c1_pins_sleepmuxgpio20gpio21gpiopinconfgpio20gpio21gsbi1_uart_2pinsmuxgpio18gpio19gsbi1gsbi1_uart_4pinsmuxgpio18gpio19gpio20gpio21gsbi1i2c2muxgpio24gpio25gsbi2pinconfgpio24gpio25i2c2_pins_sleepmuxgpio24gpio25gpiopinconfgpio24gpio25i2c3mux gpio8gpio9gsbi3pinconf gpio8gpio9i2c3_pins_sleepmux gpio8gpio9gpiopinconf gpio8gpio9i2c4muxgpio12gpio13gsbi4pinconfgpio12gpio13i2c4_pins_sleepmuxgpio12gpio13gpiopinconfgpio12gpio13spi5_defaultpinmuxgpio51gpio52gpio54gsbi5pinmux_csgpiogpio53pinconfgpio51gpio52gpio54pinconf_csgpio53spi5_sleeppinmuxgpiogpio51gpio52gpio53gpio54pinconfgpio51gpio52gpio53gpio54i2c6"muxgpio16gpio17gsbi6pinconfgpio16gpio17i2c6_pins_sleep#muxgpio16gpio17gpiopinconfgpio16gpio17gsbi6_uart_2pinsmuxgpio14gpio15gsbi6gsbi6_uart_4pins!muxgpio14gpio15gpio16gpio17gsbi6gsbi7_uart_2pins$muxgpio82gpio83gsbi7gsbi7_uart_4pinsmuxgpio82gpio83gpio84gpio85gsbi7i2c7%muxgpio84gpio85gsbi7pinconfgpio84gpio85i2c7_pins_sleep&muxgpio84gpio85gpiopinconfgpio84gpio85riva-fm-activegpio14gpio15riva_fmriva-bt-activegpio16gpio17riva_btriva-wlan-active#gpio64gpio65gpio66gpio67gpio68 riva_wlanhdmi-pinctrlLmuxgpio70gpio71gpio72hdmipinconf_ddcgpio70gpio71pinconf_hpdgpio72card_detect>muxgpio26gpiopcie_pinmuxKmuxgpio27gpioconfgpio27 syscon@1200000!syscon~  interrupt-controller@2000000!qcom,msm-qgic2#8~ timer@200a0005!qcom,kpss-timerqcom,kpss-wdt-apq8064qcom,msm-timer$o~clock-controller@2088000!qcom,kpss-acc-v1~clock-controller@2098000!qcom,kpss-acc-v1~ clock-controller@20a8000!qcom,kpss-acc-v1~ clock-controller@20b8000!qcom,kpss-acc-v1~  power-controller@2089000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~power-controller@2099000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~ power-controller@20a9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~  power-controller@20b9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~  sps-sic-non-secure@12100000!syscon~gsbi@12440000okay!qcom,gsbi-v1.0.0~DI Piface(serial@12450000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~E@ oI  Pcoreiface disabledi2c@12460000!qcom,i2c-qup-v1.1.12defaultsleep~F oI  Pcoreifaceokay @eeprom@52 !atmel,24c128~R< gsbi@12480000 disabled!qcom,gsbi-v1.0.0~HI Pifacei2c@124a0000!qcom,i2c-qup-v1.1.1~J2defaultsleep oI  Pcoreiface disabledgsbi@16200000okay!qcom,gsbi-v1.0.0~ I Piface(i2c@16280000!qcom,i2c-qup-v1.1.12defaultsleep~( oI  Pcoreifaceokaygsbi@16300000okay!qcom,gsbi-v1.0.0~0I Piface(i2c@16380000!qcom,i2c-qup-v1.1.12defaultsleep~8 oI  Pcoreifaceokaygsbi@1a200000okay!qcom,gsbi-v1.0.0~ I Piface(serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~$  oI  Pcoreiface disabledspi@1a280000!qcom,spi-qup-v1.1.1~( o2defaultsleepI  PcoreifaceokayE L 5gsbi@16500000ok!qcom,gsbi-v1.0.0~PI Piface(serial@16540000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~TP oI  Pcoreifaceokdefault!i2c@16580000!qcom,i2c-qup-v1.1.1"2#defaultsleep~X oI  Pcoreiface disabledgsbi@16600000ok!qcom,gsbi-v1.0.0~`I Piface(serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~d` oI  Pcoreifaceokdefault$i2c@16680000!qcom,i2c-qup-v1.1.1%2&defaultsleep~h oI  Pcoreiface disabledrng@1a500000 !qcom,prng~PI Pcoressbi@c00000 !qcom,ssbi~ Upmic-arbiterpmic@1 !qcom,pm8821, oL8#mpps@50!qcom,pm8821-mppqcom,ssbi-mpp~P ohxqcom,ssbi@500000 !qcom,ssbi~P Upmic-arbiterpmic@0 !qcom,pm8921, oJ8#'gpio@150 !qcom,pm8921-gpioqcom,ssbi-gpio~P`ohxowlan-gpiosnpiosgpio43normaljnledppiosgpio18normaljmpps@50!qcom,pm8921-mppqcom,ssbi-mpp~Phx`ortc@11d!qcom,pm8921-rtc,'o'~wpwrkey@1c!qcom,pm8921-pwrkey~,'o23= xoadc@197!qcom,pm8921-adc~ 'Nadc-channel@00~adc-channel@01~adc-channel@02~adc-channel@04~adc-channel@08~adc-channel@09~ adc-channel@0a~ adc-channel@0b~ adc-channel@0c~ adc-channel@0d~ adc-channel@0e~adc-channel@0f~qfprom@700000 !qcom,qfprom~pcalib~(backup_calib~)clock-controller@900000!qcom,gcc-apq8064~@()calibcalib_backupz clock-controller@28000000!qcom,lcc-apq8064~(zclock-controller@4000000!qcom,mmcc-apq8064~zDclock-controller@2011000!syscon~rpm@108000!qcom,rpm-apq8064~ $oackerrwakeupclock-controller!qcom,rpmcc-apq8064qcom,rpmcczregulators!qcom,rpm-pm8921-regulators*+)*=*V+e+t,,,s1((0+s2Ws3B@\I>Is4w@w@0*s7  0,s8l1l2l3.2Z1l4B@w@2l5)0-;l6-p-p=l7l8l9l10Xl11l12l14l15l16l17l18l21l22l235l24Vl25l26l27l28l29lvs1Blvs2Ylvs3lvs4lvs5lvs6Jlvs7usb-switchhdmi-switchNncpusb@12500000 !qcom,ci-hdrc~PP odI ~ Pcoreiface % @,core8ulpiAR-Wusb-phyokayaotg0ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phyI./ Psleepref%0,porit12-usb@12520000 !qcom,ci-hdrc~RR oI ) ' Pcoreiface )% d,core8ulpiAR3Wusb-phyokayahost4ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phyiI./ Psleepref%4,port153usb@12530000 !qcom,ci-hdrc~SS oI , * Pcoreiface ,% e,core8ulpiAR6Wusb-phyokayahost7ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phyiI./ Psleepref%7,port156phy@1b400000!qcom,apq8064-sata-phyokay~@phy_memI -Pcfgi8sata@29000000!qcom,apq8064-ahcigeneric-ahciokay~) o(I ; . )Pslave_ifaceifacebusrxoobcore_pmalive R8 Wsata-phy*dma@12402000!qcom,bam-v1.3.0~@  obI nPbam_clk:dma@12182000!qcom,bam-v1.3.0~  o`I pPbam_clk<dma@121c2000!qcom,bam-v1.3.0~  o_I qPbam_clk?amba !simple-bussdcc@12400000okay!arm,pl18xarm,primecelldefault9~@  ohcmd_irqI x nPmclkapb_pclk)::.txrx8;D*sdcc@12180000!arm,pl18xarm,primecellokay~  ofcmd_irqI z pPmclkapb_pclk qQ)<<.txrx8=default> Z sdcc@121c0000!arm,pl18xarm,primecellokay~  oecmd_irqI { qPmclkapb_pclkl)??.txrxdefault@8ADBcCsyscon@1a400000!qcom,tcsr-apq8064syscon~@adreno-3xx@4300000!qcom,adreno-3xx~0kgsl_3d0_reg_memory oP kgsl_3d0_irq)Pcore_clkiface_clkmem_clkmem_iface_clk IDGDD!DnzEEEEEEEEEE E E E E EEEEEEEEEEEEEEEEEEFFFFFFFFFF F F F F FFFFFFFFFFFFFFFFFFqcom,gpu-pwrlevels!qcom,gpu-pwrlevelsqcom,gpu-pwrlevel@0tqcom,gpu-pwrlevel@1syscon@5700000!syscon~ppHmdss_dsi@4700000!qcom,mdss-dsi-ctrlMDSS DSI CTRL->0 oR~p dsi_ctrl8IDDDD9DTDjDXDPiface_clkbus_clkcore_mmss_clksrc_clkbyte_clkpixel_clkcore_clk DSDWD8Di GGGGHRGportsport@0~endpointport@1~endpointdsi-phy@4700200!qcom,dsi-phy-28nm-8960zi~ppp\"dsi_plldsi_phydsi_phy_regulator Piface_clkIDGiommu@7500000!qcom,apq8064-iommuPsmmu_pclkiommu_clkID D~Po?@Qiommu@7600000!qcom,apq8064-iommuPsmmu_pclkiommu_clkID D~`o=>Riommu@7c00000!qcom,apq8064-iommuPsmmu_pclkiommu_clkID D!~oEFEiommu@7d00000!qcom,apq8064-iommuPsmmu_pclkiommu_clkID D!~oFpci@1b500000!qcom,pcie-apq8064snps,dw-pcie ~PP `dbielbiparfconfigrpci0 omsi8$%&'I + . -Pcoreifacephy(% l k j i h,axiahbporpciphyokI J0AKdefault C hdmi-tx@4a00000!qcom,hdmi-tx-8960defaultL~core_physical oOID>D D*Pcore_clkmaster_iface_clkslave_iface_clkRM Whdmi-phyokayNN_A o Hportsport@0~endpointyOSport@1~endpointyPqhdmi-phy@4a00400!qcom,hdmi-phy-8960~`hdmi_phyhdmi_pllIDPslave_iface_clkiokayNNMmdp@5100000 !qcom,mdp4~ oK0IDMDDDND_D`3Pcore_clkiface_clkbus_clklut_clkhdmi_clktv_clk zQQRRokayportsport@0~endpointport@1~endpointport@2~endpointport@3~endpointySOriva-pil@3204000!qcom,riva-pil~   @ ccudxepmuT wdogfatalUIV* disabledZiris !qcom,wcn3660I/Pxo2WXYsmd-edge o rivawcnss !qcom,wcnss WCNSS_CTRLZbt!qcom,wcnss-btwifi!qcom,wcnss-wlanotxrx[ [ tx-enabletx-rings-emptyetb@1a01000!coresight-etb10arm,primecell~I Papb_pclkportendpoint)y\^tpiu@1a03000!!arm,coresight-tpiuarm,primecell~0I Papb_pclkportendpoint)y]_replicator!arm,coresight-replicatorI Papb_pclkportsport@0~endpointy^\port@1~endpointy_]port@2~endpoint)y`efunnel@1a04000#!arm,coresight-funnelarm,primecell~@I Papb_pclkportsport@0~endpoint)yagport@1~endpoint)ybiport@4~endpoint)yckport@5~endpoint)ydmport@8~endpointye`etm@1a1c000"!arm,coresight-etm3xarm,primecell~I Papb_pclk4fportendpointygaetm@1a1d000"!arm,coresight-etm3xarm,primecell~I Papb_pclk4hportendpointyibetm@1a1e000"!arm,coresight-etm3xarm,primecell~I Papb_pclk4jportendpointykcetm@1a1f000"!arm,coresight-etm3xarm,primecell~I Papb_pclk4lportendpointymdregulator-fixed@1!regulator-fixed2Z2Z 8ext_3p3vGvoltageV I MgzApwrseq !simple-bussdcc4_pwrseqdefaultn!mmc-pwrseq-simple o+Cleds !gpio-ledsdefaultpled@1apq8064:green:user1 Ooonhdmi-out!hdmi-connectorydportendpointyqP #address-cells#size-cellsmodelcompatibleinterrupt-parentstdout-pathserial0serial1i2c0i2c1i2c2i2c3spi0device_typeregrangesno-mapphandleenable-methodnext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresisinterrupts#clock-cellsclock-frequencysyscon#hwlock-cellsmemory-regionhwlocksqcom,ipcqcom,smd-edgestatusqcom,ipc-1qcom,ipc-2qcom,ipc-3qcom,ipc-4#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsclocksclock-namesio-channelsgpio-controller#gpio-cellspinctrl-namespinctrl-0pinsfunctiondrive-strenghbias-disablebias-pull-updrive-strengthoutput-highbias-pull-downcpu-offsetregulatorcell-indexsyscon-tcsrqcom,modepinctrl-1pagesizenum-cscs-gpiosqcom,controller-typepower-sourceallow-set-timedebounceinterrupts-extended#io-channel-cellsnvmem-cellsnvmem-cell-names#reset-cells#thermal-sensor-cellsinterrupt-namesvin_lvs1_3_6-supplyvin_lvs2-supplyvin_lvs4_5_7-supplyvdd_l1_l2_l12_l18-supplyvdd_l24-supplyvdd_l25-supplyvdd_l26-supplyvdd_l27-supplyvdd_l28-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltqcom,switch-mode-frequencyassigned-clocksassigned-clock-ratesresetsreset-namesphy_typeahb-burst-configphysphy-namesdr_mode#phy-cellsv3p3-supplyv1p8-supplyreg-namesports-implementedtarget-supply#dma-cellsqcom,eearm,primecell-periphidbus-widthmax-frequencynon-removablecap-sd-highspeedcap-mmc-highspeeddmasdma-namesvmmc-supplyvqmmc-supplyno-1-8-vcd-gpiosmmc-pwrseqqcom,chipidiommusqcom,gpu-freqlabelassigned-clock-parentssyscon-sfpb#iommu-cellsqcom,ncblinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvdda-supplyvdda_phy-supplyvdda_refclk-supplyperst-gpiocore-vdda-supplyhdmi-mux-supplyhpd-gpiosremote-endpointvddcx-supplyvddmx-supplyvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-channelsqcom,mmioqcom,smem-statesqcom,smem-state-namesslave-modecpuregulator-nameregulator-typestartup-delay-usenable-active-highregulator-boot-onreset-gpiosdefault-state