88(p%NutsBoard i.MX6 Quad Pistachio board$!nutsboard,imx6q-pistachiofsl,imx6qchosen%,/soc/aips-bus@2100000/serial@21f0000memory8memoryaliases'D/soc/aips-bus@2100000/ethernet@2188000&N/soc/aips-bus@2000000/flexcan@2090000&S/soc/aips-bus@2000000/flexcan@2094000#X/soc/aips-bus@2000000/gpio@209c000#^/soc/aips-bus@2000000/gpio@20a0000#d/soc/aips-bus@2000000/gpio@20a4000#j/soc/aips-bus@2000000/gpio@20a8000#p/soc/aips-bus@2000000/gpio@20ac000#v/soc/aips-bus@2000000/gpio@20b0000#|/soc/aips-bus@2000000/gpio@20b4000"/soc/aips-bus@2100000/i2c@21a0000"/soc/aips-bus@2100000/i2c@21a4000"/soc/aips-bus@2100000/i2c@21a8000/soc/ipu@2400000$/soc/aips-bus@2100000/usdhc@2190000$/soc/aips-bus@2100000/usdhc@2194000$/soc/aips-bus@2100000/usdhc@2198000$/soc/aips-bus@2100000/usdhc@219c0006/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000%/soc/aips-bus@2100000/serial@21e8000%/soc/aips-bus@2100000/serial@21ec000%/soc/aips-bus@2100000/serial@21f0000%/soc/aips-bus@2100000/serial@21f40005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@20080005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@200c0005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@20100005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@2014000%/soc/aips-bus@2000000/usbphy@20c9000%/soc/aips-bus@2000000/usbphy@20ca000/soc/ipu@28000005/soc/aips-bus@2000000/spba-bus@2000000/ecspi@2018000clocksckil!fsl,imx-ckilfixed-clock ckih1!fsl,imx-ckih1fixed-clock osc!fsl,imx-oscfixed-clock n6tempmon!fsl,imx6q-tempmon .19EVldb!fsl,imx6q-ldbfsl,imx53-ldb]aokay@V!"'()*8hdi0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0t adisabledport@0tendpointxIport@1tendpointxMport@2tendpointxSport@3tendpointx Wlvds-channel@1taokayspwgport@0tendpointx Jport@1tendpointx Nport@2tendpointx Tport@3tendpointx Xport@4tendpointxlpmu!arm,cortex-a9-pmu .^soc !simple-busdma-apbh@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbht 0.    gpmi0gpmi1gpmi2gpmi3Vjgpmi-nand@112000!fsl,imx6q-gpmi-nandt @ gpmi-nandbch .bch(V0hgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchrx-tx adisabledhdmi@120000t .s]V{| hiahbisfraokay!fsl,imx6q-hdmiport@0tendpointxGport@1tendpointxKport@2tendpointxQport@3tendpointxUgpu@130000 !vivante,gct@ . VzJhbuscoreshadergpu@134000 !vivante,gct@@ . Vy hbuscoretimer@a00600!arm,cortex-a9-twd-timert  . Vinterrupt-controller@a01000!arm,cortex-a9-gic#tl2-cache@a02000!arm,pl310-cachet  .\8F R bsYpcie@1ffc000!fsl,imx6q-pciesnps,dw-pciet@ dbiconfig8pci0 .xmsi{zyxVhpciepcie_buspcie_phy adisabledaips-bus@2000000!fsl,aips-bussimple-bustspba-bus@2000000!fsl,spba-bussimple-bustspdif@2004000!fsl,imx35-spdift@@ .4 rxtxPVkv>:hcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba adisabledecspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .Vpphipgper rxtx adisabledecspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspit@ . Vqqhipgper rxtx adisabledecspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .!Vrrhipgper rxtx adisabledecspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspit@@ ."Vsshipgper   rxtx adisabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefaultesai@2024000!fsl,imx35-esait@@ .3(Vvhcorememextalfsysspba rxtx adisabledssi@2028000!fsl,imx6q-ssifsl,imx51-ssit@ ..V hipgbaud %&rxtxaokayhssi@202c000!fsl,imx6q-ssifsl,imx51-ssit@ ./V hipgbaud )*rxtx adisabledssi@2030000!fsl,imx6q-ssifsl,imx51-ssit@ .0V hipgbaud -.rxtx adisabledasrc@2034000!fsl,imx53-asrct@@ .2Vkhmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`rxarxbrxctxatxbtxcaokayspba@203c000t@ecspi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspit@ .#Vtthipgper   rxtx adisabledvpu@2040000!fsl,imx6q-vpucnm,coda960t.  bitjpegVhperahb.5aipstz@207c000t@pwm@2080000:!fsl,imx6q-pwmfsl,imx27-pwmt@ .SV>hipgperaokaydefaultjpwm@2084000:!fsl,imx6q-pwmfsl,imx27-pwmt@@ .TV>hipgper adisabledpwm@2088000:!fsl,imx6q-pwmfsl,imx27-pwmt@ .UV>hipgper adisabledpwm@208c000:!fsl,imx6q-pwmfsl,imx27-pwmt@ .VV>hipgper adisabledflexcan@2090000!fsl,imx6q-flexcant @ .nVlmhipgper adisabledflexcan@2094000!fsl,imx6q-flexcant @@ .oVnohipgperaokaydefaultgpt@2098000!fsl,imx6q-gptfsl,imx31-gptt @ .7Vwxhipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpiot @.BCEU#a   t 1gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpiot @.DEEU#@a7#,dgpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.FGEU#0aE$-egpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpiot @.HIEU#0a~ Wgpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpiot @.JKEU#PaU"5g /gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpiot @.LMEU#pa6 V6gpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpiot @@.NOEU#0a   kpp@20b8000!fsl,imx6q-kppfsl,imx21-kppt @ .RV> adisabledwdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtt @ .PVaokaywdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtt @ .QV adisabledccm@20c4000!fsl,imx6q-ccmt @@.WXm!"}anatop@20c8000#!fsl,imx6q-anatopsysconsimple-bust $.16regulator-1p1!fsl,anatop-regulatorvdd1p1B@O#6 5I\regulator-3p0!fsl,anatop-regulatorvdd3p0*0 #6( I3@\regulator-2p5!fsl,anatop-regulatorvdd2p5"U)00#6 I+x\regulator-vddcore!fsl,anatop-regulatorvddarm  @np#6 I Zregulator-vddpu!fsl,anatop-regulatorvddpu  @ np#6 I regulator-vddsoc!fsl,anatop-regulatorvddsoc  @np#6 I [usbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .,V%usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyt  .-V)snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdt @snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp4.snvs-poweroff!syscon-poweroff8``aokaysnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000t @ .8epit@20d4000t @@ .9src@20d8000!fsl,imx6q-srcfsl,imx51-srct @.[`gpc@20dc000!fsl,imx6q-gpct @#.YZV>hipgpgcpower-domain@0tpower-domain@1t0VzJyiomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdt8mux-controller !mmio-mux#86 ((  ipu1_csi0_mux !video-muxD port@0tendpointx!9port@1tendpointport@2tendpointx"Eipu2_csi1_mux !video-muxD port@0tendpointx#<port@1tendpointport@2tendpointx$Piomuxc@20e0000!fsl,imx6q-iomuxct@defaulthoggrpQ4 @HLaudmuxgrp`QtD0h80l<p@08ecspi1grp`QenetgrpQ@0 Xl0\p0`t0dx0h|0t0D0pH00xL00|P0T0lX00*flexcan2grp0Qgpio_keysgrpQ,ghdmicecgrpQ i2c1grp0QxH@|L@2i2c2grp0Q@@5i2c3grp0Q,@0@7i2c1-sgtl5000grpHQ 0D03pwm1grpQ(uart1grpQP T uart2grp`Q ( $Auart3grp`Q 0 ,Buart4grp`QX\ 8h 4lCuart5grpxQ`d @p <tPYDusbotggrpQ pY(usdhc1grpQH0pYP8Y@(pY<$pYL4pYD,pYpYpYpYpY+usdhc2grpQX@pYT<YThpYL`pYPdpY\DpYPYPYX(PY-usdhc3grpQpqqpqpqpqpq0wdoggrpQ$ dcic@20e4000t@@ .|dcic@20e8000t@ .}sdma@20ec000!fsl,imx6q-sdmafsl,imx35-sdmat@ .VhipgahbZimx/sdma/sdma-imx6q.binaips-bus@2100000!fsl,aips-bussimple-bustcaam@2100000 !fsl,sec-v4.0t  Vhmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringt .ijr1@2000!fsl,sec-v4.0-job-ringt  .jaipstz@217c000t@usb@2184000!fsl,imx6q-usbfsl,imx27-usbt@ .+Vs%~&aokay'default(usb@2184200!fsl,imx6q-usbfsl,imx27-usbtB .(Vs)~&hostaokayusb@2184400!fsl,imx6q-usbfsl,imx27-usbtD .)V~&host adisabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbtF .*V~&host adisabledusbmisc@2184800!fsl,imx6q-usbmisctHV&ethernet@2188000!fsl,imx6q-fect@ int0pps vwVuu hipgahbptpaokaydefault*1rgmiimlb@218c000t@$.5u~usdhc@2190000!fsl,imx6q-usdhct@ .V hipgahbper:aokaydefault+DZ,usdhc@2194000!fsl,imx6q-usdhct@@ .V hipgahbper:aokaydefault-Z.fDo}wlcore@2 !ti,wl1835t/.Iusdhc@2198000!fsl,imx6q-usdhct@ .V hipgahbper:aokaydefault0 1fDusdhc@219c000!fsl,imx6q-usdhct@ .V hipgahbper: adisabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2ct@ .$V}aokay default2sgtl5000@a !fsl,sgtl5000default3t V44ii2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2ct@@ .%V~aokay default5pfuze100@8 !fsl,pfuze100tregulatorssw1ab8jsw1c8jsw2 52Zjsw3a"sw3b"sw4 52ZswbstLK@N0fvsnvsB@-vrefddrvgen1 5vgen2 5vgen3w@2Zvgen4w@2Zvgen5w@2Zvgen6w@2Zar1021@4d!microchip,ar1021-i2ctM6.i2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2ct@ .&Vaokay default7romcp@21ac000t@mmdc@21b0000!fsl,imx6q-mmdct@mmdc@21b4000t@@weim@21b8000!fsl,imx6q-weimt@ .V adisabledocotp@21bc000!fsl,imx6q-ocotpsyscont@Vtzasc@21d0000t@ .ltzasc@21d4000t@@ .maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxt@aokaydefault8mipi@21dc000!fsl,imx6-mipi-csi2t@.deVa hdphyrefpix adisabledport@1tendpointx9!port@2tendpointx:Fport@3tendpointx;Oport@4tendpointx<#mipi@21e0000t@ adisabledportsport@0tendpointx=Hport@1tendpointx>Lport@2tendpointx?Rport@3tendpointx@Vvdoa@21e4000!fsl,imx6q-vdoat@@ .Vserial@21e8000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefaultAserial@21ec000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper rxtxaokaydefaultBserial@21f0000!fsl,imx6q-uartfsl,imx21-uartt@ .Vhipgper  rxtxaokaydefaultCserial@21f4000!fsl,imx6q-uartfsl,imx21-uartt@@ .Vhipgper !"rxtxaokaydefaultDipu@2400000!fsl,imx6q-iput@@.V hbusdi0di1.port@0t\endpointxE"port@1t]endpointxF:port@2t`endpoint@0tendpoint@1txGendpoint@2txH=endpoint@3txIendpoint@4txJ port@3taendpoint@0tendpoint@1txKendpoint@2txL>endpoint@3txMendpoint@4txN sram@900000 !mmio-sramtVsata@2200000!fsl,imx6q-ahcit @ .'Vihsatasata_refahbaokaygpu@2204000 !vivante,gct @@ . Vy hbuscoreipu@2800000!fsl,imx6q-iput@.V hbusdi0di1.port@0t^endpointxO;port@1t_endpointxP$port@2tbendpoint@0tendpoint@1txQendpoint@2txR?endpoint@3txSendpoint@4txT port@3tcendpoint@1txUendpoint@2txV@endpoint@3txW endpoint@4txX cpuscpu@0!arm,cortex-a98cput Y(1Otx2   (BOtx2   [li(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysxZ[cpu@1!arm,cortex-a98cput Y(1Otx2   (BOtx2   [l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysxZ[cpu@2!arm,cortex-a98cput Y(1Otx2   (BOtx2   [l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysxZ[cpu@3!arm,cortex-a98cput Y(1Otx2   (BOtx2   [l(Vh)harmpll2_pfd2_396msteppll1_swpll1_sysxZ[capture-subsystem!fsl,imx-capture-subsystem\]^_display-subsystem!fsl,imx-display-subsystem`abcmemory@10000000tregulator-3p3v!regulator-fixed3P3V2Z2Z,regulator-1p8v!regulator-fixed1P8Vw@w@4regulator-wlan_en!regulator-fixedwlan-en-regulatorw@w@ dp.regulator-usb_vbus!regulator-fixed usb_otg_vbusLK@LK@ ef'gpio-keys !gpio-keysdefaultgpower Power Button d tsound(!fsl,imx-sgtl5000fsl,imx-audio-sgtl5000audio-sgtl5000hi8MIC_INMic JackMic JackMic BiasHeadphone JackHP_OUT)backlight-lvds!pwm-backlight 6jP|;  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdM^aokaykpanel!hannstar,hsd100pxn1fkportendpointxl #address-cells#size-cellsmodelcompatiblestdout-pathdevice_typeethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1ipu1spi4#clock-cellsclock-frequencyinterrupt-parentinterruptsfsl,tempmonfsl,tempmon-dataclocksgprstatusclock-namesregremote-endpointphandlefsl,data-mappingfsl,data-widthrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namesddc-i2c-buspower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0uart-has-rtsctsfsl,dte-mode#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesassigned-clocksassigned-clock-parentsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,anatopfsl,tx-d-calregmapvalue#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentsrp-disablehnp-disableadp-disabledr_mode#index-cellsinterrupts-extendedphy-modebus-widthkeep-power-in-suspendvmmc-supplyno-1-8-vnon-removablecap-power-off-cardref-clock-frequencytcxo-clock-frequencycd-gpioswakeup-sourceVDDA-supplyVDDIO-supplyregulator-boot-onregulator-ramp-delayfsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latency#cooling-cellsarm-supplypu-supplysoc-supplyportsgpiostartup-delay-usenable-active-highvin-supplylabelgpio-key,wakeuplinux,codessi-controlleraudio-codecaudio-routingmux-int-portmux-ext-portpwmsbrightness-levelsdefault-brightness-levelbacklight