Ð þí84(ëü7marvell,berlin4ct-dmpmarvell,berlin4ctmarvell,berlin +7Marvell BG4CT DMP boardaliases%=/soc@f7000000/apb@fc0000/serial@d000psciarm,psci-1.0arm,psci-0.2Esmccpus+cpu@0arm,cortex-a53LcpuX\pscij{‹cpu@1arm,cortex-a53LcpuX\pscij{‹cpu@2arm,cortex-a53LcpuX\pscij{‹cpu@3arm,cortex-a53LcpuX\pscij{‹cachecache“Ÿ‹idle-states­pscicpu-sleep-0arm,idle-stateºËâKó›è‹osc fixed-clock!}x@‹ pmu#arm,cortex-a53-pmuarm,armv8-pmuv301<timerarm,armv8-timer01   soc@f7000000 simple-bus+O÷interrupt-controller@901000 arm,gic-400Vg X @ `  1 ‹apb@e80000 simple-bus+ Oè gpio@400snps,dw-apb-gpioX+gpio-port@0snps,dw-apb-gpio-port|Œ˜ XgV1gpio@800snps,dw-apb-gpioX+gpio-port@1snps,dw-apb-gpio-port|Œ˜ XgV1gpio@c00snps,dw-apb-gpioX +gpio-port@2snps,dw-apb-gpio-port|Œ˜ XgV1gpio@1000snps,dw-apb-gpioX+gpio-port@3snps,dw-apb-gpio-port|Œ˜ XgV1interrupt-controller@3800snps,dw-apb-ictlX80gV  1‹pin-controller@ea8000marvell,berlin4ct-soc-pinctrlXê€pin-controller@ea8400marvell,berlin4ct-avio-pinctrlXê„apb@fc0000 simple-bus+ Oü interrupt-controller@1000snps,dw-apb-ictlX0gV  1‹ watchdog@3000 snps,dw-wdtX0Ÿ 1watchdog@4000 snps,dw-wdtX@Ÿ 1watchdog@5000 snps,dw-wdtXPŸ 1gpio@8000snps,dw-apb-gpioX€+gpio-port@4snps,dw-apb-gpio-port|Œ˜ Xgpio@9000snps,dw-apb-gpioX+gpio-port@5snps,dw-apb-gpio-port|Œ˜ Xserial@d000snps,dw-apb-uartXÐ1Ÿ ¦°okay· Ádefaultpin-controller@fe2200!marvell,berlin4ct-system-pinctrlXþ" uart0-pmuxÏSM_URT0_TXDSM_URT0_RXDÖuart0‹ chosenßserial0:115200n8memory@1000000LmemoryX compatibleinterrupt-parent#address-cells#size-cellsmodelserial0methoddevice_typeregenable-methodnext-level-cachecpu-idle-statesphandlecache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-us#clock-cellsclock-frequencyinterruptsinterrupt-affinityranges#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsngpiosclocksreg-shiftstatuspinctrl-0pinctrl-namesgroupsfunctionstdout-path