Y8@( &friendlyarm,nanopc-t6rockchip,rk3588 +7FriendlyElec NanoPC-T6cpus+cpu-mapcluster0core0=core1=core2=core3=cluster1core0=core1=cluster2core0=core1= cpu@0Acpuarm,cortex-a55MQpsci_r y 0, @@ 1@ Kcpu@100Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@200Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@300Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@400Acpuarm,cortex-a76MQpsci_r y 0, @@1@Kcpu@500Acpuarm,cortex-a76MQpsci_r  @@1@Kcpu@600Acpuarm,cortex-a76MQpsci_r y 0, @@1@Kcpu@700Acpuarm,cortex-a76MQpsci_r  @@1@K idle-statesSpscicpu-sleeparm,idle-state`qdxK l2-cache-l0cache@K l2-cache-l1cache@Kl2-cache-l2cache@Kl2-cache-l3cache@Kl2-cache-b0cache@Kl2-cache-b1cache@Kl2-cache-b2cache@Kl2-cache-b3cache@Kl3-cachecache0@Kfirmwareopteelinaro,optee-tzXsmcscmi arm,scmi-smcԂ+protocol@14MK protocol@16Mpmu-a55arm,cortex-a55-pmupmu-a76arm,cortex-a76-pmupsci arm,psci-1.0Xsmcclock-0 fixed-clock )׫splltimerarm,armv8-timerP    %-sec-physphysvirthyp-physhyp-virtclock-1 fixed-clock n6xin24mclock-2 fixed-clock xin32ksram@10f000 mmio-sramM=+sram@0arm,scmi-shmemMKusb@fc800000"rockchip,rk3588-ehcigeneric-ehciMrDIusbSaokayusb@fc840000"rockchip,rk3588-ohcigeneric-ohciMrDIusbSaokayusb@fc880000"rockchip,rk3588-ehcigeneric-ehciMrD IusbSaokayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohciMrD IusbSaokaysyscon@fd58c000rockchip,rk3588-sys-grfsysconMXKdsyscon@fd5b0000rockchip,rk3588-php-grfsysconM[K!syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsysconM[Ksyscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsysconM\@Ksyscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdM]@+usb2-phy@8000rockchip,rk3588-usb2phyMhoophyapbr{phyclk usb480m_phy2aokayKhost-portaokayKsyscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfdM]@+usb2-phy@c000rockchip,rk3588-usb2phyMhp ophyapbr{phyclk usb480m_phy3aokayKhost-portaokayK syscon@fd5f0000rockchip,rk3588-iocsysconM_Ksram@fd600000 mmio-sramM`=`+clock-controller@fd7c0000rockchip,rk3588-cruM|y]q@A.2Fq)׫ׄe/ׄ eZ р !Ki2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2cM=rts {i2cpclk"default+aokayregulator@42rockchip,rk8602MBvdd_cpu_big0_s0 dp!9N#Kregulator-state-memYregulator@43 rockchip,rk8603rockchip,rk8602MCvdd_cpu_big1_s0 dp!9N#Kregulator-state-memYserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartMKr{baudclkapb_pclkr$$wtxrx%default adisabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwmMr {pwmpclk&default adisabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwmMr {pwmpclk'defaultaokaypwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwmM r {pwmpclk(default adisabledpwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwmM0r {pwmpclk)default adisabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfdMpower-controller!rockchip,rk3588-power-controller+aokayKpower-domain@8M+power-domain@9M  r!#" *+,+power-domain@10M r!#"-power-domain@11M r!#".power-domain@12M r/012power-domain@13M +power-domain@14M(r3power-domain@15M r4power-domain@16Mr 567+power-domain@17M r 89:power-domain@21Mr ;<=>?@AB+power-domain@23MrCACpower-domain@14M r3power-domain@15Mr4power-domain@22MrDpower-domain@24Mr[Z]EF+power-domain@25M8rZGpower-domain@26M8rQHIpower-domain@27M0rJKLM+power-domain@28M rNOpower-domain@29M(rPQpower-domain@30Mrz{Rpower-domain@31M8rWSTUVpower-domain@33M!rWZ[power-domain@34M"rWZ[power-domain@37M%r2Wpower-domain@38M&r45power-domain@40M(Xi2s@fddc0000rockchip,rk3588-i2s-tdmMr{mclk_txmclk_rxhclkyrYwtxShotx-m adisabledi2s@fddf0000rockchip,rk3588-i2s-tdmMr445{mclk_txmclk_rxhclky1rYwtxShotx-m adisabledi2s@fddfc000rockchip,rk3588-i2s-tdmMr00,{mclk_txmclk_rxhclky-rYwrxShorx-m adisabledqos@fdf35000rockchip,rk3588-qossysconMP K/qos@fdf35200rockchip,rk3588-qossysconMR K0qos@fdf35400rockchip,rk3588-qossysconMT K1qos@fdf35600rockchip,rk3588-qossysconMV K2qos@fdf36000rockchip,rk3588-qossysconM` KRqos@fdf39000rockchip,rk3588-qossysconM KWqos@fdf3d800rockchip,rk3588-qossysconM KXqos@fdf3e000rockchip,rk3588-qossysconM KTqos@fdf3e200rockchip,rk3588-qossysconM KSqos@fdf3e400rockchip,rk3588-qossysconM KUqos@fdf3e600rockchip,rk3588-qossysconM KVqos@fdf40000rockchip,rk3588-qossysconM KPqos@fdf40200rockchip,rk3588-qossysconM KQqos@fdf40400rockchip,rk3588-qossysconM KJqos@fdf40500rockchip,rk3588-qossysconM KKqos@fdf40600rockchip,rk3588-qossysconM KLqos@fdf40800rockchip,rk3588-qossysconM KMqos@fdf41000rockchip,rk3588-qossysconM KNqos@fdf41100rockchip,rk3588-qossysconM KOqos@fdf60000rockchip,rk3588-qossysconM K5qos@fdf60200rockchip,rk3588-qossysconM K6qos@fdf60400rockchip,rk3588-qossysconM K7qos@fdf61000rockchip,rk3588-qossysconM K8qos@fdf61200rockchip,rk3588-qossysconM K9qos@fdf61400rockchip,rk3588-qossysconM K:qos@fdf62000rockchip,rk3588-qossysconM K3qos@fdf63000rockchip,rk3588-qossysconM0 K4qos@fdf64000rockchip,rk3588-qossysconM@ KCqos@fdf66000rockchip,rk3588-qossysconM` K;qos@fdf66200rockchip,rk3588-qossysconMb K<qos@fdf66400rockchip,rk3588-qossysconMd K=qos@fdf66600rockchip,rk3588-qossysconMf K>qos@fdf66800rockchip,rk3588-qossysconMh K?qos@fdf66a00rockchip,rk3588-qossysconMj K@qos@fdf66c00rockchip,rk3588-qossysconMl KAqos@fdf66e00rockchip,rk3588-qossysconMn KBqos@fdf67000rockchip,rk3588-qossysconMp KDqos@fdf67200rockchip,rk3588-qossysconMr qos@fdf70000rockchip,rk3588-qossysconM K-qos@fdf71000rockchip,rk3588-qossysconM K.qos@fdf72000rockchip,rk3588-qossysconM K*qos@fdf72200rockchip,rk3588-qossysconM" K+qos@fdf72400rockchip,rk3588-qossysconM$ K,qos@fdf80000rockchip,rk3588-qossysconM KGqos@fdf81000rockchip,rk3588-qossysconM KHqos@fdf81200rockchip,rk3588-qossysconM KIqos@fdf82000rockchip,rk3588-qossysconM KEqos@fdf82200rockchip,rk3588-qossysconM" KFpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcie0?0rCH>MR){aclk_mstaclk_slvaclk_dbipclkauxpipeApciP-syspmcmsglegacyerr`ZZZZ"3B0[0JD\ Ipcie-phyS"T= @ @0M @@Tdbiapbconfigh). opwrpipe+aokay ^]j^default_legacy-interrupt-controllerz KZpcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcie@O0rDI?NSs){aclk_mstaclk_slvaclk_dbipclkauxpipeApciP-syspmcmsglegacyerr`````"3B@[@JDa Ipcie-phyS"T= @ @0M A@Tdbiapbconfigh*/ opwrpipe+aokay ^]jbdefaultclegacy-interrupt-controllerz K`ethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20aM -macirqeth_wake_irq(r67Y^50{stmmacethclk_mac_refpclk_macaclk_macptp_refS!h$ ostmmacethd!efg adisabledmdiosnps,dwmac-mdio+stmmac-axi-config Kerx-queues-configKfqueue0queue1tx-queues-config0Kgqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciM!(rb_eTo{satapmaliverxoobrefasicF+ adisabledsata-port@0MX@Da Isata-phye t sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciM#(rdagVq{satapmaliverxoobrefasicF+ adisabledsata-port@0MX@D\ Isata-phye t mmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcM,@ r  {biuciuciu-driveciu-sample defaulthijkS(aokaylmmmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcM-@ r{biuciuciu-driveciu-sample defaultnS% adisabledmmc@fe2e0000rockchip,rk3588-dwcmshcM.y-., n6 (r,*+-.{corebusaxiblocktimer opqrsdefault(hocorebusaxiblocktimeraokay -i2s@fe470000rockchip,rk3588-i2s-tdmMGr+/({mclk_txmclk_rxhclky)-r$$wtxrxS&h*+ otx-mrx-mGdefaulttuvwxaokayKportendpointbi2smuyKi2s@fe480000rockchip,rk3588-i2s-tdmMHry}u{mclk_txmclk_rxhclkr$$wtxrxh^_ otx-mrx-mGdefault(z{|}~ adisabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2sMIr{i2s_clki2s_hclkyrwtxrxS&Gdefault adisabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2sMJr%{i2s_clki2s_hclky"rwtxrxS&Gdefault adisabledinterrupt-controller@fe600000 arm,gic-v3 M`h za8=+Kmsi-controller@fe640000arm,gic-v3-itsMdK[msi-controller@fe660000arm,gic-v3-itsMfKppi-partitionsinterrupt-partition-0Kinterrupt-partition-1 Kdma-controller@fea10000arm,pl330arm,primecellM@ VWrn {apb_pclkK$dma-controller@fea30000arm,pl330arm,primecellM@ XYro {apb_pclkKi2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2cMr{ {i2cpclk>default+ adisabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr| {i2cpclk?default+aokayregulator@42rockchip,rk8602MB vdd_npu_s0 dp!~9N#regulator-state-memYi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr} {i2cpclk@default+ adisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr~ {i2cpclkAdefault+ adisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr {i2cpclkBdefault+ adisabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timerM !rTW {pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtMrdc {tclkpclk;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiMFr{spiclkapb_pclkr$$wtxrx default+ adisabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spiMGr{spiclkapb_pclkr$$wtxrx default+ adisabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spiMHr{spiclkapb_pclkrwtxrxdefault+aokayy pmic@0rockchip,rk806B@M default#&#2#>#J#V#b#n#z####dvs1-null-pinsgpio_pwrctrl2 pin_fun0Kdvs2-null-pinsgpio_pwrctrl2 pin_fun0Kdvs3-null-pinsgpio_pwrctrl3 pin_fun0Kregulatorsdcdc-reg1 dp!~90 vdd_gpu_s0regulator-state-memYdcdc-reg2 dp!~90vdd_cpu_lit_s0K regulator-state-memYdcdc-reg3 L! q90 vdd_log_s0regulator-state-memY qdcdc-reg4 dp!~5 q90 vdd_vdenc_s0regulator-state-memYdcdc-reg5 L! 90 vdd_ddr_s0regulator-state-memY Pdcdc-reg6 vdd2_ddr_s3regulator-state-memNdcdc-reg7 !90vdd_2v0_pldo_s3Kregulator-state-memNdcdc-reg8 2Z!2Z vcc_3v3_s3Klregulator-state-memN2Zdcdc-reg9 vddq_ddr_s0regulator-state-memYdcdc-reg10 w@!w@ vcc_1v8_s3regulator-state-memNw@pldo-reg1 w@!w@ avcc_1v8_s0Kregulator-state-memYpldo-reg2 w@!w@ vcc_1v8_s0regulator-state-memYw@pldo-reg3 O!O avdd_1v2_s0regulator-state-memYpldo-reg4 2Z!2Z90 vcc_3v3_s0regulator-state-memYpldo-reg5 w@!2Z90 vccio_sd_s0Kmregulator-state-memYpldo-reg6 w@!w@ pldo6_s3regulator-state-memNw@nldo-reg1 q! q vdd_0v75_s3regulator-state-memN qnldo-reg2 P! Pvdd_ddr_pll_s0regulator-state-memY Pnldo-reg3 q! q avdd_0v75_s0regulator-state-memYnldo-reg4 P! P vdd_0v85_s0regulator-state-memYnldo-reg5 q! q vdd_0v75_s0regulator-state-memYspi@feb30000(rockchip,rk3588-spirockchip,rk3066-spiMIr{spiclkapb_pclkrwtxrx default+ adisabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uartMLr{baudclkapb_pclkr$$ wtxrxdefault adisabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uartMMr{baudclkapb_pclkr$ $ wtxrxdefaultaokayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uartMNr{baudclkapb_pclkr$ $ wtxrxdefault adisabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uartMOr{baudclkapb_pclkr wtxrxdefault adisabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uartMPr{baudclkapb_pclkr wtxrxdefault adisabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uartMQr{baudclkapb_pclkr wtxrxdefault adisabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uartMRr{baudclkapb_pclkrYYwtxrxdefault adisabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uartMSr{baudclkapb_pclkrY Y wtxrxdefault adisabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uartMTr{baudclkapb_pclkrY Y wtxrxdefault adisabledpwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwmMrLK {pwmpclkdefault adisabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwmMrLK {pwmpclkdefault adisabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwmM rLK {pwmpclkdefault adisabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwmM0rLK {pwmpclkdefault adisabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwmMrON {pwmpclkdefault adisabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwmMrON {pwmpclkdefault adisabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwmM rON {pwmpclkdefault adisabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwmM0rON {pwmpclkdefault adisabledpwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwmMrRQ {pwmpclkdefault adisabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwmMrRQ {pwmpclkdefault adisabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwmM rRQ {pwmpclkdefault adisabledpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwmM0rRQ {pwmpclkdefault adisabledtsadc@fec00000rockchip,rk3588-tsadcMr{tsadcapb_pclkyhVWotsadc-apbtsadcf} gpiootpoutaokayadc@fec10000rockchip,rk3588-saradcMr{saradcapb_pclkhU osaradc-apbaokayi2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2cMr {i2cpclkCdefault+aokay  @typec-portc@22 fcs,fusb302M" defaultconnectorusb-c-connectordual USB-C dual sink # /, 9B@rtc@51haoyu,hym8563MQhym8563default  Ki2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2cMr {i2cpclkDdefault+aokay  @codec@1brealtek,rt5616Mr1{mclky1KportendpointuKyi2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr {i2cpclkEdefault+ adisabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spiMJr{spiclkapb_pclkrY Ywtxrx default+ adisabledefuse@fecc0000rockchip,rk3588-otpM r{otpapb_pclkphyarbh ootpapbarb+cpu-code@2Mid@7Mcpu-leakage@17Mcpu-leakage@18Mcpu-leakage@19Mlog-leakage@1aMgpu-leakage@1bMcpu-version@1cM Ynpu-leakage@28M(codec-leakage@29M)dma-controller@fed10000arm,pl330arm,primecellM@ Z[rp {apb_pclkKYphy@fee00000rockchip,rk3588-naneng-combphyMrvW {refapbpipeyh<Cophyapb ^! paokayKaphy@fee20000rockchip,rk3588-naneng-combphyMrxW {refapbpipeyh>Eophyapb ^! paokayK\sram@ff001000 mmio-sramM=+pinctrlrockchip,rk3588-pinctrl=+Kgpio@fd8a0000rockchip,gpio-bankMrqr z; HEADER_10HEADER_08HEADER_32Kgpio@fec20000rockchip,gpio-bankMrst z HEADER_27HEADER_28HEADER_15HEADER_26HEADER_21HEADER_19HEADER_23HEADER_24HEADER_22HEADER_05HEADER_03Kgpio@fec30000rockchip,gpio-bankMruv @ z. CSI1_11CSI1_12Kgpio@fec40000rockchip,gpio-bankMrwx ` z HEADER_35HEADER_38HEADER_40HEADER_36HEADER_37DSI0_12HEADER_33DSI0_10HEADER_07HEADER_16HEADER_18HEADER_29HEADER_31HEADER_12DSI0_08DSI0_14HEADER_11HEADER_13DSI1_10gpio@fec50000rockchip,gpio-bankMryz zC DSI1_08DSI1_14DSI1_12CSI0_11CSI0_12K]pcfg-pull-up Kpcfg-pull-down Kpcfg-pull-none Kpcfg-pull-none-drv-level-2  Kpcfg-pull-up-drv-level-1  Kpcfg-pull-up-drv-level-2  Kpcfg-pull-none-smt  Kauddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout Koemmc-bus8 Kpemmc-clk Kqemmc-cmd Kremmc-data-strobe Kseth1fspigmac1gpuhdmii2c0i2c0m2-xfer K"i2c1i2c1m0-xfer  Ki2c2i2c2m0-xfer   Ki2c3i2c3m0-xfer   Ki2c4i2c4m0-xfer   Ki2c5i2c5m0-xfer   Ki2c6i2c6m0-xfer   Ki2c7i2c7m0-xfer   Ki2c8i2c8m2-xfer   Ki2s0i2s0-lrck Kti2s0-mclk Kui2s0-sclk Kvi2s0-sdi0 Kwi2s0-sdo0 Kxi2s1i2s1m0-lrck Kzi2s1m0-sclk K{i2s1m0-sdi0 K|i2s1m0-sdi1 K}i2s1m0-sdi2 K~i2s1m0-sdi3 Ki2s1m0-sdo0  Ki2s1m0-sdo1  Ki2s1m0-sdo2  Ki2s1m0-sdo3  Ki2s2i2s2m1-lrck Ki2s2m1-sclk  Ki2s2m1-sdi  Ki2s2m1-sdo  Ki2s3i2s3-lrck Ki2s3-sclk Ki2s3-sdi Ki2s3-sdo Kjtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp Kpmupwm0pwm0m0-pins K&pwm1pwm1m1-pins  K'pwm2pwm2m0-pins K(pwm3pwm3m0-pins K)pwm4pwm4m0-pins  Kpwm5pwm5m0-pins Kpwm6pwm6m0-pins  Kpwm7pwm7m0-pins  Kpwm8pwm8m0-pins  Kpwm9pwm9m0-pins  Kpwm10pwm10m0-pins  Kpwm11pwm11m0-pins  Kpwm12pwm12m0-pins  Kpwm13pwm13m0-pins  Kpwm14pwm14m0-pins  Kpwm15pwm15m0-pins  Krefclksatasata0sata1sata2sdiosdiom1-pins` Knsdmmcsdmmc-bus4@ Kksdmmc-clk Khsdmmc-cmd Kisdmmc-det Kjspdif0spdif1spi0spi0m0-pins0 Kspi0m0-cs0 Kspi0m0-cs1 Kspi1spi1m1-pins0 Kspi1m1-cs0 Kspi1m1-cs1 Kspi2spi2m2-pins0  Kspi2m2-cs0 Kspi3spi3m1-pins0  Kspi3m1-cs0 Kspi3m1-cs1 Kspi4spi4m0-pins0 Kspi4m0-cs0 Kspi4m0-cs1 Ktsadctsadc-shut Kuart0uart0m1-xfer  K%uart1uart1m1-xfer   Kuart2uart2m0-xfer  Kuart3uart3m1-xfer   Kuart4uart4m1-xfer   Kuart5uart5m1-xfer   Kuart6uart6m1-xfer   Kuart7uart7m1-xfer   Kuart8uart8m1-xfer   Kuart9uart9m1-xfer   Kvopbt656gpio-functsadc-gpio-func Keth0gmac0gpio-ledssys-led-pin Kusr-led-pin Kheadphonehp-det Khym8563hym8563-int Kpciepcie2-0-rst  Kpcie2-1-rst K_pcie2-2-rst Kcpcie-m20-pwren Kpcie-m21-pwren Kusbtypec5v-pwren Kusbc0-int Ksyscon@fd5b8000%rockchip,rk3588-pcie3-phy-grfsysconM[Ksyscon@fd5c0000$rockchip,rk3588-pipe-phy-grfsysconM\Ki2s@fddc8000rockchip,rk3588-i2s-tdmM܀r{mclk_txmclk_rxhclkyrYwtxShotx-m adisabledi2s@fddf4000rockchip,rk3588-i2s-tdmM@r99?{mclk_txmclk_rxhclky6rYwtxShotx-m adisabledi2s@fddf8000rockchip,rk3588-i2s-tdmM߀r++'{mclk_txmclk_rxhclky(rYwrxShorx-m adisabledi2s@fde00000rockchip,rk3588-i2s-tdmMr&&"{mclk_txmclk_rxhclky#rYwrxShorx-m adisabledpcie@fe150000*rockchip,rk3588-pcierockchip,rk3568-pcie+0r@E;JOt){aclk_mstaclk_slvaclk_dbipclkauxpipeApciP-syspmcmsglegacyerr`"3BJD Ipcie-phyS"T= @ @0M @@Tdbiapbconfigh&+ opwrpipeaokay ^]jlegacy-interrupt-controllerz Kpcie@fe160000*rockchip,rk3588-pcierockchip,rk3568-pcie+0rAF<KPu){aclk_mstaclk_slvaclk_dbipclkauxpipeApciP-syspmcmsglegacyerr`"3BJD Ipcie-phyS"T= @ @@0M @@@Tdbiapbconfigh', opwrpipe adisabledlegacy-interrupt-controllerz Kpcie@fe170000*rockchip,rk3588-pcierockchip,rk3568-pcie /0rBG=LQ){aclk_mstaclk_slvaclk_dbipclkauxpipeApciP-syspmcmsglegacyerr`"3B [ JD Ipcie-phyS"T= @ @0M @@Tdbiapbconfigh(- opwrpipe+aokay ^] jbdefaultlegacy-interrupt-controllerz Kethernet@fe1b0000&rockchip,rk3588-gmacsnps,dwmac-4.20aM -macirqeth_wake_irq(r67X]40{stmmacethclk_mac_refpclk_macaclk_macptp_refS!h# ostmmacethd! adisabledmdiosnps,dwmac-mdio+stmmac-axi-config Krx-queues-configKqueue0queue1tx-queues-config0Kqueue0queue1sata@fe220000'rockchip,rk3588-dwc-ahcisnps,dwc-ahciM"(rc`fUp{satapmaliverxoobrefasicF+ adisabledsata-port@0MX@D Isata-phye t phy@fee10000rockchip,rk3588-naneng-combphyMrwW {refapbpipeyh=Dophyapb ^! paokayKphy@fee80000rockchip,rk3588-pcie3-phyMry{pclkhHophy ^! aokayKaliases /mmc@fe2e0000 /mmc@fe2c0000 /serial@feb50000chosen serial2:1500000n8leds gpio-ledsled-0 d system-led ,heartbeatdefaultled-1 d user-leddefaultsoundsimple-audio-carddefault Brealtek,rt5616-codec Yi2s r  Headphones0 HeadphoneHeadphonesMicrophoneMicrophone JackN HeadphonesHPOLHeadphonesHPORMIC1Microphone JackMicrophone Jackmicbias1simple-audio-card,cpu simple-audio-card,codec vcc12v-dcin-regulatorregulator-fixed vcc12v_dcin !Kvcc5v0-sys-regulatorregulator-fixed vcc5v0_sys LK@!LK@NKvcc4v0-sys-regulatorregulator-fixed vcc4v0_sys = != NK#vcc-1v1-nldo-s3-regulatorregulator-fixedvcc-1v1-nldo-s3 !N#Kvcc3v3-pcie20-regulatorregulator-fixedvcc_3v3_pcie20 2Z!2ZNlKbvbus5v0-typec-regulatorregulator-fixed  defaultvbus5v0_typec LK@!LK@NKvcc3v3-pcie2x1l0-regulatorregulator-fixed  ]defaultvcc3v3_pcie2x1l0 2Z!2ZNK^vcc3v3-pcie30-regulatorregulator-fixed  ddefaultvcc3v3_pcie30 2Z!2ZNK compatibleinterrupt-parent#address-cells#size-cellsmodelcpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellscpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesphysphy-namespower-domainsstatusresetsreset-namesclock-names#phy-cellsrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesreg-namesreset-gpiosvpcie3v3-supplyinterrupt-controllerrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxfifo-depthmax-frequencyno-sdiono-mmcbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpsd-uhs-sdr104vmmc-supplyvqmmc-supplyno-sdnon-removablemmc-hs400-1_8vmmc-hs400-enhanced-stroberockchip,trcm-sync-tx-onlydai-formatmclk-fsremote-endpointmbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellsrockchip,suspend-voltage-selectornum-csspi-max-frequencyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplygpio-controller#gpio-cellspinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-init-microvoltregulator-on-in-suspendrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplyvbus-supplydata-rolelabelpower-roletry-power-rolesource-pdossink-pdosop-sink-microwattwakeup-sourcebitsrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsrockchip,phy-grfmmc0mmc1serial2stdout-pathlinux,default-triggersimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,hp-det-gpiosimple-audio-card,hp-pin-namesimple-audio-card,widgetssimple-audio-card,routingsound-daienable-active-high