8( 4ɘTexas Instruments AM69 SKti,am69-skti,j784s4"1cpus"1cpu-mapcluster0core0=core1=core2=core3=cluster1core0=core1=core2=core3= cpu@0arm,cortex-a72AEcpuQpsci_l@~@ cpu@1arm,cortex-a72AEcpuQpsci_l@~@ cpu@2arm,cortex-a72AEcpuQpsci_l@~@ cpu@3arm,cortex-a72AEcpuQpsci_l@~@ cpu@100arm,cortex-a72AEcpuQpsci_l@~@ cpu@101arm,cortex-a72AEcpuQpsci_l@~@ cpu@102arm,cortex-a72AEcpuQpsci_l@~@ cpu@103arm,cortex-a72AEcpuQpsci_l@~@  l2-cache0cachea n@  l2-cache1cachea n@  l3-cache0cache firmwareopteelinaro,optee-tzXsmcpsci arm,psci-1.0Xsmctimer-cl0-cpu0arm,armv8-timer0   pmuarm,cortex-a72-pmu bus@100000 simple-bus"1`` ddpeepffpggpoo1pp@00 @AAN N (8(8@ @ @@AAA@A@AABB$EE@FF GGPPbus@28380000 simple-bus"18(8(8@ @ @@AAA@A@AABB$EE@FF GGPPsystem-controller@44083000 ti,k2g-sci rxtx $debug_messagesAD0power-controllerti,sci-pm-domain.clock-controllerti,k2g-sci-clkBreset-controller ti,sci-resetO chipid@43000014ti,am654-chipidACmailbox@43600000ti,am654-secure-proxy\$target_datartscfg0AC`DD hdisabledsram@41c00000 mmio-sramAAA"1pinctrl@4301c000pinctrl-singleAC4o~ pinctrl@4301c038pinctrl-singleAC8,o~ pinctrl@4301c068pinctrl-singleACh o~ wkup-uart0-default-pins ptHLwkup-i2c0-default-pinsmcu-uart0-default-pinsmcu-i2c0-default-pinsmcu-cpsw-default-pins`,($  mcu-mdio-default-pins40mcu-rpi-hdr1-gpio0-default-pinsH\`Xdpinctrl@4301c190pinctrl-singleACo~ mcu-rpi-hdr2-gpio0-default-pinsinterrupt-controller@42200000 ti,sci-intrAB  pinctrl@40f04200pinctrl-singleA@B(o~  hreservedpinctrl@40f04280pinctrl-singleA@B(o~  hreservedsyscon@40f00000-ti,j721e-system-controllersysconsimple-mfdA@"1@phy@4040ti,am654-phy-gmii-selA@@1timer@40400000ti,am654-timerA@@ 0 <#Cfck O# _# v# hreservedtimer@40410000ti,am654-timerA@A 1 <uCfck Ou _u vu hreservedtimer@40420000ti,am654-timerA@B 2 <vCfck Ov _v vv hreservedtimer@40430000ti,am654-timerA@C 3 <wCfck Ow _w vw hreservedtimer@40440000ti,am654-timerA@D 4 <xCfck Ox _x vx hreservedtimer@40450000ti,am654-timerA@E 5 <yCfck Oy _y vy hreservedtimer@40460000ti,am654-timerA@F 6 <zCfck Oz _z vz hreservedtimer@40470000ti,am654-timerA@G 7 <{Cfck O{ _{ v{ hreservedtimer@40480000ti,am654-timerA@H 8 <|Cfck O| _| v| hreservedtimer@40490000ti,am654-timerA@I 9 <}Cfck O} _} v} hreservedserial@42300000ti,j721e-uartti,am654-uartAB0  <Cfclk v hreserveddefaultserial@40a00000ti,j721e-uartti,am654-uartA@ N <Cfclk vhokaydefaultgpio@42110000ti,j721e-gpioti,keystone-gpioABghijklY v <Cgpiohokaydefaultgpio@42100000ti,j721e-gpioti,keystone-gpioABpqrstuY v <Cgpio hdisabledi2c@42120000ti,j721e-i2cti,omap4-i2cAB "1 <Cfck vhokaydefaulteeprom@51 atmel,24c512AQi2c@40b00000ti,j721e-i2cti,omap4-i2cA@ T"1 <Cfck vhokaydefaulti2c@40b10000ti,j721e-i2cti,omap4-i2cA@ U"1 <Cfck v hdisabledcan@40528000 bosch,m_can A@R@P$m_canmessage_ram v< Chclkcclk@A int0int1 @@@@  hdisabledcan@40568000 bosch,m_can A@V@T$m_canmessage_ram v< ChclkcclkCD int0int1 @@@@  hdisabledspi@40300000ti,am654-mcspiti,omap4-mcspiA@0 P"1 v < hdisabledspi@40310000ti,am654-mcspiti,omap4-mcspiA@1 Q"1 v < hdisabledspi@40320000ti,am654-mcspiti,omap4-mcspiA@2 R"1 v < hdisabledbus@28380000 simple-bus"1(8(8C$1ringacc@2b800000ti,am654-navss-ringaccPA+@+@(Y*P(D%$rtfifosproxy_gcfgproxy_targetcfg<IHbdma-controller@285c0000ti,j721e-navss-mcu-udmap0A(\**$gcfgrchanrttchanrtbmIx  mailbox@2a480000ti,am654-secure-proxy\$target_datartscfg0A*H*8*@ hdisabledethernet@46000000ti,j721e-cpsw-nuss"1AF  $cpsw_nussF $ <?Cfck v?Hp#tx0tx1tx2tx3tx4tx5tx6tx7rxhokaydefaultethernet-ports"1port@1Aport1hokay rgmii-rxidmdio@f00ti,cpsw-mdioti,davinci_mdioA"1 <?CfckB@ethernet-phy@0A-;cpts@3d000 ti,am65-cptsA <?Ccpts O? _?SZcptsg}r5fss@41000000ti,j721s2-r5fss"1 AAA@A@ vYr5f@41000000ti,j721s2-r5fAAA $atcmbtcmZ  Zj784s4-mcu-r5f0_0-fwr5f@41400000ti,j721s2-r5fAA@AA $atcmbtcm[  [j784s4-mcu-r5f0_1-fwtemperature-sensor@42040000 ti,j7200-vtm ABPBP v+tscadc@40200000ti,am3359-tscadcA@  \ v < O Cfck!t!t fifo0fifo1 hdisabledadc ti,am3359-adctscadc@40210000ti,am3359-tscadcA@! ] v < O Cfck!t!t fifo0fifo1 hdisabledadc ti,am3359-adcbus@47000000 simple-busAG"1spi@47040000ti,am654-ospicdns,qspi-nor AG H2BR < O _  ! v"1 hdisabledspi@47050000ti,am654-ospicdns,qspi-nor AG I2BR < v"1 hdisabledsram@70000000 mmio-sramAp"1patf-sram@0Atifs-sram@1f0000Al3cache-sram@200000A interrupt-controller@1800000 arm,gic-v3"1PA o oo   msi-controller@1820000arm,gic-v3-itsAg@interrupt-controller@a00000 ti,sci-intrA  8#pinctrl@11c000pinctrl-singleA o~ main-uart8-default-pins  "main-i2c0-default-pins%main-mmc1-default-pins@&vdd-sd-dv-default-pins/rpi-header-gpio0-default-pinspl 4$pinctrl@104200pinctrl-singleABPo~ pinctrl@104280pinctrl-singleAB o~ crypto@4e00000ti,j721e-sa2ulA vq"1!@!J@!JA txrx1rx2rng@4e10000inside-secure,safexcel-eip76A} timer@2400000ti,am654-timerA@  <aCfck Oa _a vatimer@2410000ti,am654-timerAA  <bCfck Ob _b vbtimer@2420000ti,am654-timerAB  <cCfck Oc _c vctimer@2430000ti,am654-timerAC  <dCfck Od _d vdtimer@2440000ti,am654-timerAD  <eCfck Oe _e vetimer@2450000ti,am654-timerAE  <fCfck Of _f vftimer@2460000ti,am654-timerAF  <gCfck Og _g vgtimer@2470000ti,am654-timerAG  <hCfck Oh _h vhtimer@2480000ti,am654-timerAH  <iCfck Oi _i vitimer@2490000ti,am654-timerAI  <jCfck Oj _j vjtimer@24a0000ti,am654-timerAJ  <kCfck Ok _k vktimer@24b0000ti,am654-timerAK  <lCfck Ol _l vltimer@24c0000ti,am654-timerAL  <mCfck Om _m vmtimer@24d0000ti,am654-timerAM  <nCfck On _n vntimer@24e0000ti,am654-timerAN  <oCfck Oo _o votimer@24f0000ti,am654-timerAO  <pCfck Op _p vptimer@2500000ti,am654-timerAP  <qCfck Oq _q vqtimer@2510000ti,am654-timerAQ  <rCfck Or _r vrtimer@2520000ti,am654-timerAR  <sCfck Os _s vstimer@2530000ti,am654-timerAS  <tCfck Ot _t vtserial@2800000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2810000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2820000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2830000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2840000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2850000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2860000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2870000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledserial@2880000ti,j721e-uartti,am654-uartA  <Cfclk vhokaydefault"serial@2890000ti,j721e-uartti,am654-uartA  <Cfclk v hdisabledgpio@600000ti,j721e-gpioti,keystone-gpioA`#B v <Cgpiohokaydefault$1gpio@610000ti,j721e-gpioti,keystone-gpioAa#B v <Cgpio hdisabledgpio@620000ti,j721e-gpioti,keystone-gpioAb#B v <Cgpio hdisabledgpio@630000ti,j721e-gpioti,keystone-gpioAc#B v <Cgpio hdisabledi2c@2000000ti,j721e-i2cti,omap4-i2cA "1 <Cfck vhokaydefault%gpio@21 ti,tca6416A!BOARDID_EEPROM_WPCAN_STBGPIO_uSD_PWR_ENIO_EXP_MCU_RGMII_RST#IO_EXP_PCIe0_4L_PERST#IO_EXP_PCIe1_M.2_RTSzIO_EXP_PCIe3_M.2_RTSzPM_INA_BUS_ENENET1_EXP_PWRDNEXP1_ENET_RSTzENET1_I2CMUX_SELPCIe0_CLKREQ#PCIe1_M.2_CLKREQ#PCIe3_M2_CLKREQ#PCIe0_PRSNT2#_1PCIe0_PRSNT2#_2.i2c@2010000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledi2c@2020000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledi2c@2030000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledi2c@2040000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledi2c@2050000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledi2c@2060000ti,j721e-i2cti,omap4-i2cA "1 <Cfck v hdisabledmmc@4f80000ti,j721e-sdhci-8bit A  v<Cclk_ahbclk_xin O _'> Uwcq|$hokay2mmc@4fb0000ti,j721e-sdhci-4bit A  v<Cclk_ahbclk_xin O _ /F '\rcq$hokay&default'(bus@30000000 simple-bus"100 @$1interrupt-controller@310e0000 ti,sci-intrA1@$@@@@@)msi-controller@33d00000 ti,sci-intaA3)A mailbox@32c00000ti,am654-secure-proxy\$target_datartscfg0A22@2rx_011 % hwlock@30e00000ti,am654-hwspinlockA0mailbox@31f80000ti,am654-mailboxA1\) hdisabledmailbox@31f81000ti,am654-mailboxA1\) hdisabledmailbox@31f82000ti,am654-mailboxA1 \) hdisabledmailbox@31f83000ti,am654-mailboxA10\) hdisabledmailbox@31f84000ti,am654-mailboxA1@\) hdisabledmailbox@31f85000ti,am654-mailboxA1P\) hdisabledmailbox@31f86000ti,am654-mailboxA1`\) hdisabledmailbox@31f87000ti,am654-mailboxA1p\) hdisabledmailbox@31f88000ti,am654-mailboxA1\) hdisabledmailbox@31f89000ti,am654-mailboxA1\) hdisabledmailbox@31f8a000ti,am654-mailboxA1\) hdisabledmailbox@31f8b000ti,am654-mailboxA1\) hdisabledmailbox@31f90000ti,am654-mailboxA1\) hdisabledmailbox@31f91000ti,am654-mailboxA1\) hdisabledmailbox@31f92000ti,am654-mailboxA1 \) hdisabledmailbox@31f93000ti,am654-mailboxA10\) hdisabledmailbox@31f94000ti,am654-mailboxA1@\) hdisabledmailbox@31f95000ti,am654-mailboxA1P\) hdisabledmailbox@31f96000ti,am654-mailboxA1`\) hdisabledmailbox@31f97000ti,am654-mailboxA1p\) hdisabledmailbox@31f98000ti,am654-mailboxA1\) hdisabledmailbox@31f99000ti,am654-mailboxA1\) hdisabledmailbox@31f9a000ti,am654-mailboxA1\) hdisabledmailbox@31f9b000ti,am654-mailboxA1\) hdisabledringacc@3c000000ti,am654-navss-ringaccPA<@8@131%$rtfifosproxy_gcfgproxy_targetcfg<I;b*dma-controller@31150000ti,j721e-navss-main-udmap0A145 $gcfgrchanrttchanrtbm?x*    !cpts@310d0000ti,j721e-cptsA1 $cpts <Ccpts O> _>S)cpts}gcan@2701000 bosch,m_can App$m_canmessage_ram v< Chclkcclk|} int0int1 @@@@  hdisabledcan@2711000 bosch,m_can Aqq$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2721000 bosch,m_can Arr$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2731000 bosch,m_can Ass$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2741000 bosch,m_can Att$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2751000 bosch,m_can Auu$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2761000 bosch,m_can Avv$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2771000 bosch,m_can Aww$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@2781000 bosch,m_can Axx$m_canmessage_ram v< Chclkcclk@A int0int1 @@@@  hdisabledcan@2791000 bosch,m_can Ayy$m_canmessage_ram v< ChclkcclkCD int0int1 @@@@  hdisabledcan@27a1000 bosch,m_can Azz$m_canmessage_ram v< ChclkcclkFG int0int1 @@@@  hdisabledcan@27b1000 bosch,m_can A{{$m_canmessage_ram v< ChclkcclkIJ int0int1 @@@@  hdisabledcan@27c1000 bosch,m_can A||$m_canmessage_ram v< ChclkcclkLM int0int1 @@@@  hdisabledcan@27d1000 bosch,m_can A}}$m_canmessage_ram v< ChclkcclkOP int0int1 @@@@  hdisabledcan@2681000 bosch,m_can Ahh$m_canmessage_ram v< ChclkcclkRS int0int1 @@@@  hdisabledcan@2691000 bosch,m_can Aii$m_canmessage_ram v< ChclkcclkUV int0int1 @@@@  hdisabledcan@26a1000 bosch,m_can Ajj$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledcan@26b1000 bosch,m_can Akk$m_canmessage_ram v< Chclkcclk int0int1 @@@@  hdisabledspi@2100000ti,am654-mcspiti,omap4-mcspiA "1 vx <x hdisabledspi@2110000ti,am654-mcspiti,omap4-mcspiA "1 vy <y hdisabledspi@2120000ti,am654-mcspiti,omap4-mcspiA "1 vz <z hdisabledspi@2130000ti,am654-mcspiti,omap4-mcspiA "1 v{ <{ hdisabledspi@2140000ti,am654-mcspiti,omap4-mcspiA "1 v| <| hdisabledspi@2150000ti,am654-mcspiti,omap4-mcspiA "1 v} <} hdisabledspi@2160000ti,am654-mcspiti,omap4-mcspiA "1 v~ <~ hdisabledspi@2170000ti,am654-mcspiti,omap4-mcspiA "1 v < hdisabledufs-wrapper@4e80000 ti,j721e-ufsA v < O _"1 hdisabledufs@4e84000"cdns,ufshc-m31-16nmjedec,ufs-2.0A@ 沀沀$$$$$<Ccore_clkphy_clkref_clk$r5fss@5c00000ti,j721s2-r5fss"1  vPr5f@5c00000ti,j721s2-r5fA $atcmbtcmS  Sj784s4-main-r5f0_0-fwr5f@5d00000ti,j721s2-r5fA $atcmbtcmT  Tj784s4-main-r5f0_1-fwr5fss@5e00000ti,j721s2-r5fss"1  vQr5f@5e00000ti,j721s2-r5fA $atcmbtcmU  Uj784s4-main-r5f1_0-fwr5f@5f00000ti,j721s2-r5fA $atcmbtcmV   Vj784s4-main-r5f1_1-fwr5fss@5900000ti,j721s2-r5fss"1  vRr5f@5900000ti,j721s2-r5fA $atcmbtcmW   Wj784s4-main-r5f2_0-fwr5f@5a00000ti,j721s2-r5fA $atcmbtcmX   Xj784s4-main-r5f2_1-fwdsp@64800000ti,j721s2-c71-dsp Add$l2sraml1dram0  j784s4-c71_0-fw hdisableddsp@65800000ti,j721s2-c71-dsp Aee$l2sraml1dram!1  !j784s4-c71_1-fw hdisableddsp@66800000ti,j721s2-c71-dsp Aff$l2sraml1dram%2  %j784s4-c71_2-fw hdisableddsp@67800000ti,j721s2-c71-dsp Agg$l2sraml1dram(3  (j784s4-c71_3-fw hdisabledthermal-zoneswkup0-thermal&4+tripswkup0-critDHP Lcriticalwkup1-thermal&4+tripswkup1-critDHP Lcriticalmain0-thermal&4+tripsmain0-critDHP Lcriticalmain1-thermal&4+tripsmain1-critDHP Lcriticalmain2-thermal&4+tripsmain2-critDHP Lcriticalmain3-thermal&4+tripsmain3-critDHP Lcriticalmain4-thermal&4+tripsmain4-critDHP Lcriticalchosen[serial2:115200n8aliases)g/bus@100000/bus@28380000/serial@42300000)o/bus@100000/bus@28380000/serial@40a00000w/bus@100000/serial@2880000/bus@100000/mmc@4f80000/bus@100000/mmc@4fb0000&/bus@100000/bus@28380000/i2c@42120000/bus@100000/i2c@2000000A/bus@100000/bus@28380000/ethernet@46000000/ethernet-ports/port@1memory@80000000Ememory Areserved-memory"1optee@9e800000Aregulator-vusb-main5v0regulator-fixed vusb-main5v0LK@LK@,regulator-vsys5v0regulator-fixed vsys_5v0LK@LK@ ,0regulator-vsys3v3regulator-fixed vsys_3v32Z2Z ,-regulator-sdregulator-fixed vdd_mmc12Z2Z  - .'regulator-tlv71033regulator-gpio tlv71033default/w@2Z 0 '11 -w@2Z( modelcompatibleinterrupt-parent#address-cells#size-cellscpuregdevice_typeenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachephandlecache-levelcache-unifiedinterruptsbootph-allrangesti,host-idmbox-namesmboxesreg-names#power-domain-cells#clock-cells#reset-cells#mbox-cellsstatus#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsti,intr-trigger-typeinterrupt-controller#interrupt-cellsti,sciti,sci-dev-idti,interrupt-ranges#phy-cellsclocksclock-namesassigned-clocksassigned-clock-parentspower-domainsti,timer-pwmcurrent-speedpinctrl-namespinctrl-0gpio-controller#gpio-cellsti,ngpioti,davinci-gpio-unbankedclock-frequencyinterrupt-namesbosch,mram-cfgdma-coherentdma-rangesti,num-ringsti,sci-rm-range-gp-ringsmsi-parent#dma-cellsti,ringaccti,sci-rm-range-tchanti,sci-rm-range-rchanti,sci-rm-range-rflowdmasdma-namesti,mac-onlylabelti,syscon-efusephysphy-modephy-handlebus_freqti,rx-internal-delayti,fifo-depthti,min-output-impedanceinterrupts-extendedti,cpts-ext-ts-inputsti,cpts-periodic-outputsti,cluster-modeti,sci-proc-idsresetsfirmware-nameti,atcm-enableti,btcm-enableti,loczrama#thermal-sensor-cellsassigned-clock-rates#io-channel-cellscdns,fifo-depthcdns,fifo-widthcdns,trigger-addresssocionext,synquacer-pre-itsmsi-controller#msi-cellsgpio-line-namesbus-widthti,otap-del-sel-legacyti,otap-del-sel-mmc-hsti,otap-del-sel-ddr52ti,otap-del-sel-hs200ti,otap-del-sel-hs400ti,itap-del-sel-legacyti,itap-del-sel-mmc-hsti,strobe-selti,clkbuf-selti,trm-icpmmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vnon-removableti,driver-strength-ohmdisable-wpti,otap-del-sel-sd-hsti,otap-del-sel-sdr12ti,otap-del-sel-sdr25ti,otap-del-sel-sdr50ti,otap-del-sel-sdr104ti,otap-del-sel-ddr50ti,itap-del-sel-sd-hsti,itap-del-sel-sdr12ti,itap-del-sel-sdr25sdhci-caps-maskno-1-8-vvmmc-supplyvqmmc-supply#hwlock-cellsti,mbox-num-usersti,mbox-num-fifosfreq-table-hzpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisstdout-pathserial0serial1serial2mmc0mmc1i2c0i2c3ethernet0no-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyenable-active-highgpiosstates