Ð þí5™81<(]1 ,NXP i.MX8ULP EVK2fsl,imx8ulp-evkfsl,imx8ulpaliases&=/soc@0/bus@29800000/ethernet@29950000G/soc@0/gpio@2e200080M/soc@0/gpio@2d000080S/soc@0/gpio@2d010080!Y/soc@0/bus@29800000/mmc@298d0000!^/soc@0/bus@29800000/mmc@298e0000!c/soc@0/bus@29800000/mmc@298f0000$h/soc@0/bus@29000000/serial@29390000$p/soc@0/bus@29000000/serial@293a0000$x/soc@0/bus@29800000/serial@29860000$€/soc@0/bus@29800000/serial@29870000cpus cpu@0ˆcpu2arm,cortex-a35”˜psci¦·Çcpu@1ˆcpu2arm,cortex-a35”˜psci¦·Çl2-cache02cacheÏÛÇidle-statesépscicpu-sleep2arm,idle-stateö è/¼? ŒÇinterrupt-controller@2d400000 2arm,gic-v3 ”-@-D Pa v Çpmu2arm,cortex-a35-pmu vpsci 2arm,psci-1.0Ÿsmcthermal-zonescpu-thermal”úªÐ¸tripstrip0ÈLÔÐpassivetrip1ÈsÔÐ criticaltimer2arm,armv8-timer0v   clock-frosc 2fixed-clockß q°ïfroscclock-lposc 2fixed-clockßB@ïlposcclock-rosc 2fixed-clock߀ïroscclock-sosc 2fixed-clockßn6ïsoscsram@2201f000 2mmio-sram”"ð "ðscmi-sram-section@02arm,scmi-shmem”Çfirmwarescmi 2arm,scmi-smcÂþ !protocol@11”'Çprotocol@15”;Çremoteproc-cm332fsl,imx8ulp-cm33Qokay Xtxrxrxdb$cj soc@0 2simple-bus  @``mailbox@270200002fsl,imx8ulp-mu-s4”' vOxbus@29000000 2simple-bus”)€ mailbox@292200002fsl,imx8ulp-mu”)" vIxQokayÇmailbox@292300002fsl,imx8ulp-mu”)# vK„.x Qdisabledwatchdog@292a0000 2fsl,imx8ulp-wdtfsl,imx7ulp-wdt”)* vL„‹›²(clock-controller@292c00002fsl,imx8ulp-cgc1”),Çclock-controller@292d00002fsl,imx8ulp-pcc3”)-¾Çtpm@29340000 2fsl,imx8ulp-tpmfsl,imx7ulp-tpm”)4 vW„Ëipgper Qdisabledi2c@29370000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)7 v\„Ëperipg‹›"×Ül Qdisabledi2c@29380000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)8 v]„Ëperipg‹›"×Ül Qdisabledserial@29390000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)9 vc„ Ëipg Qdisabledserial@293a0000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”): vd„ ËipgQokayìdefaultsleepúspi@293b0000  2fsl,imx8ulp-spifsl,imx7ulp-spi”); va„  Ëperipg‹ ›"×Ül Qdisabledspi@293c0000  2fsl,imx8ulp-spifsl,imx7ulp-spi”)< vb„  Ëperipg‹ ›"×Ül Qdisabledbus@29800000 2simple-bus”)€€ clock-controller@298000002fsl,imx8ulp-pcc4”)€¾Çspi@298100002nxp,imx8mm-fspi”)`fspi_basefspi_mmap  v„ Ëfspifspi_en‹›Qokayìdefaultsleepúflash@02jedec,spi-nor” ëÂ*;i2c@29840000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)„ v^„Ëperipg‹›"×Ül Qdisabledi2c@29850000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)… v_„Ëperipg‹›"×ÜlQokay ߀ìdefaultsleepúgpio@212nxp,pcal9554b”!L\serial@29860000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)† ve„Ëipg Qdisabledserial@29870000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)‡ vf„Ëipg Qdisabledpinctrl@298c00002fsl,imx8ulp-iomuxc1”)ŒÇenetgrpÜh¼ C¸ ð CÄ  CÈ ì C ø CÐ ü CÀ CÜ CØ CÌ ô C( Ð CÇflexspi2ptdgrpÜh0 B4 B8 B< B@ BD BH BL BP BT BX BÇlpuart5grp(h8ð<ìÇlpi2c7grp(h° Ä ´ È Çusdhc0grpÜh($  ,Çmmc@298d0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”) vŽ„  Ëipgahbperq‹  ›×44”1Qokay(ìdefaultstate_100mhzstate_200mhzsleepú¤®¸mmc@298e0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”)Ž v„  Ëipgahbperq‹  ›× š š”1 Qdisabledmmc@298f0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”) v„  Ëipgahbperq‹  ›× š š”1 Qdisabledethernet@29950000-2fsl,imx8ulp-fecfsl,imx6ul-fecfsl,imx6q-fec”)• vkÆint0ÖèQokayìdefaultsleepú„7Ëipgahbptpenet_clk_ref‹7›úrmiimdio ethernet-phy@1”Çgpio@2d000080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”-€-@@L\ vaP„  Ëgpioport gpio@2d010080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”-€-@@L\ vƒaP„  Ëgpioport@ bus@2d800000 2simple-bus”-€€ clock-controller@2da600002fsl,imx8ulp-cgc2”-¦clock-controller@2da700002fsl,imx8ulp-pcc5”-§¾Çgpio@2e200080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”. €. @@L\ vaP„ Ëgpioportchosen$*/soc@0/bus@29000000/serial@293a0000memory@80000000ˆmemory”€€reserved-memory linux,cma2shared-dma-pool6?(Dnoncacheable-section@a8600000”¨`Vrsc-table@1fff8000”ÿ€VÇvdev0vring0@aff00000”¯ð€VÇ vdev0vring1@aff08000”¯ð€€VÇ vdev1vring0@aff10000”¯ñ€VÇ vdev1vring1@aff18000”¯ñ€€VÇ vdevbuffer@a84000002shared-dma-pool”¨@VÇ clock-ext-rmii 2fixed-clockßúð€ ïext_rmii_clkÇclock-ext-ts 2fixed-clockßúð€ ïext_ts_clkÇ interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregenable-methodnext-level-cachecpu-idle-statesphandlecache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-us#interrupt-cellsinterrupt-controllerinterruptsinterrupt-affinitypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisclock-frequencyclock-output-names#clock-cellsrangesarm,smc-idshmem#power-domain-cells#thermal-sensor-cellsstatusmbox-namesmboxesmemory-region#mbox-cellsclocksassigned-clocksassigned-clock-parentstimeout-sec#reset-cellsclock-namesassigned-clock-ratespinctrl-namespinctrl-0pinctrl-1reg-namesspi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthgpio-controller#gpio-cellsfsl,pinspower-domainsfsl,tuning-start-tapfsl,tuning-steppinctrl-2pinctrl-3non-removableinterrupt-namesfsl,num-tx-queuesfsl,num-rx-queuesphy-modephy-handlemicrel,led-modegpio-rangesstdout-pathreusablesizelinux,cma-defaultno-map