Ð þí2ô8/l(ˆ/41Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1-C2'!qcom,ipq4019-ap-dk07.1-c2qcom,ipq4019,reserved-memory=smem@87e00000D‡àHtz@87e80000D‡èHaliasesO/soc/spi@78b5000T/soc/spi@78b6000Y/soc/i2c@78b7000^/soc/i2c@78b8000c/soc/serial@78af000k/soc/serial@78b0000cpuscpu@0scpu!arm,cortex-a7qcom,kpss-acc-v2ž§D° ·ÇèÕcpu@1scpu!arm,cortex-a7qcom,kpss-acc-v2ž§D° ·ÇèÕcpu@2scpu!arm,cortex-a7qcom,kpss-acc-v2ž § D° ·ÇèÕcpu@3scpu!arm,cortex-a7qcom,kpss-acc-v2ž § D° ·ÇèÕl2-cache!cacheéõ§ opp-table!operating-points-v2 opp-48000000Ülèopp-200000000 ëÂèopp-500000000Íeèopp-716000000*­KèmemorysmemoryD€ pmu!arm,cortex-a7-pmu .clockssleep_clk !fixed-clock·}9xo !fixed-clock·Ül9firmwarescm!qcom,scm-ipq4019qcom,scmtimer!arm,armv7-timer0.·ÜlFsoc= !simple-businterrupt-controller@b000000!qcom,msm-qgic2PeD  clock-controller@1800000!qcom,gcc-ipq40199vŠD€° —xosleep_clkrng@22000 !qcom,prngD @°+—core £disabledpinctrl@1000000!qcom,ipq4019-pinctrlD0ªºdÆPe .Ðserial0-pinmuxÒgpio16gpio17 ×blsp_uart0ài2c-0-pinmuxÒgpio20gpio21 ×blsp_i2c0ànand-pinsiÒgpio53gpio55gpio56gpio57gpio58gpio59gpio60gpio62gpio63gpio64gpio65gpio66gpio67gpio68gpio69×qpicserial1-pinmux Ògpio8gpio9 ×blsp_uart1àregulator@1948000!qcom,vqmmc-ipq4019-regulatorD”€ívqmmcüã`-ÆÀ, £disabledmmc@7824900!qcom,sdhci-msm-v4D‚I‚@@hccore.{ŠJhc_irqpwr_irqZ°./—ifacecorexo £disableddma-controller@7884000!qcom,bam-v1.7.0Dˆ@0 .î°—bam_clkdo£okayspi@78b5000!qcom,spi-qup-v2.2.1D‹P ._° —coreifacew|txrx £disabledspi@78b6000!qcom,spi-qup-v2.2.1D‹` .`° —coreifacew|txrx £disabledi2c@78b7000!qcom,i2c-qup-v2.2.1D‹p .a° —coreifacew |txrx£okay†defaulti2c@78b8000!qcom,i2c-qup-v2.2.1D‹€ .b° —coreifacew  |txrx £disableddma-controller@8e04000!qcom,bam-v1.7.0Dà@ .Ï°!—bam_clkdož £disabledcrypto@8e3a000!qcom,crypto-v5.1Dã `°!"#—ifacebuscorew|rxtx £disabledpower-manager@b088000!qcom,kpss-acc-v2D € €power-manager@b098000!qcom,kpss-acc-v2D € €power-manager@b0a8000!qcom,kpss-acc-v2D € € power-manager@b0b8000!qcom,kpss-acc-v2D € € regulator@b089000 !qcom,saw2D  ·regulator@b099000 !qcom,saw2D  ·regulator@b0a9000 !qcom,saw2D  · regulator@b0b9000 !qcom,saw2D  · regulator@b012000 !qcom,saw2D  · serial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmDŠð .k£okay° —coreifacew|txrx†defaultserial@78b0000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD‹ .l£okay° —coreifacew|txrx†defaultwatchdog@b017000$!qcom,kpss-wdt-ipq4019qcom,kpss-wdtD p@°Á  £disabledrestart@4ab000 !qcom,psholdDJ°pci@40000000!qcom,pcie-ipq4019 D@@ ¨ @@dbielbiparfconfigspciÍÞÿè0=@ ‚@0@0Ð .Jmsieò€Ž‘°'()—auxmaster_busslave_bus`Xaxi_maxi_spipeaxi_m_vmidaxi_s_xpuparfphyaxi_m_stickypipe_stickypwrahbphy_ahb £disableddma-controller@7984000!qcom,bam-v1.7.0D˜@  .e°-—bam_clkdo£okaynand-controller@79b0000!qcom,ipq4019-nandD›°-, —coreaonw |txrxcmd£okay†defaultnand@0D&8Kwifi@a000000!qcom,ipq4019-wifiD 0\wifi_cpu_initwifi_radio_srifwifi_radio_warmwifi_radio_coldwifi_core_warmwifi_core_cold°;<=*—wifi_wcss_cmdwifi_wcss_refwifi_wcss_rtcÌ. !"#$%&'()*+,-./¨]Jmsi0msi1msi2msi3msi4msi5msi6msi7msi8msi9msi10msi11msi12msi13msi14msi15legacy £disabledwifi@a800000!qcom,ipq4019-wifiD € 0   \wifi_cpu_initwifi_radio_srifwifi_radio_warmwifi_radio_coldwifi_core_warmwifi_core_cold°>?@*—wifi_wcss_cmdwifi_wcss_refwifi_wcss_rtcÌ.0123456789:;<=>?©]Jmsi0msi1msi2msi3msi4msi5msi6msi7msi8msi9msi10msi11msi12msi13msi14msi15legacy £disabledmdio@90000!qcom,ipq4019-mdioD d £disabledethernet-phy@0Dethernet-phy@1Dethernet-phy@2Dethernet-phy@3Dethernet-phy@4Dusb-phy@9a000!qcom,usb-ss-ipq4019-phyZD   @phy_base por_rst £disabledusb-phy@a6000!qcom,usb-hs-ipq4019-phyZD `@ @phy_base por_rstsrif_rst £disabledusb@8af8800!qcom,ipq4019-dwc3qcom,dwc3D¯ˆ°89:—coresleepmock_utmi= £disabledusb@8a00000 !snps,dwc3D € .„ejusb2-phyusb3-phythostusb-phy@a8000!qcom,usb-hs-ipq4019-phyZD €@ @phy_basepor_rstsrif_rst £disabledusb@60f8800!qcom,ipq4019-dwc3qcom,dwc3Dˆ°567—mastersleepmock_utmi= £disabledusb@6000000 !snps,dwc3D€ .ˆe jusb2-phythostchosen|serial0:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentrangesregno-mapspi0spi1i2c0i2c1serial0serial1device_typeenable-methodnext-level-cacheqcom,accqcom,sawclocksclock-frequencyclock-latencyoperating-points-v2cache-levelcache-unifiedphandleopp-sharedopp-hzclock-latency-nsinterrupts#clock-cellsalways-oninterrupt-controller#interrupt-cells#power-domain-cells#reset-cellsclock-namesstatusgpio-controllergpio-ranges#gpio-cellspinsfunctionbias-disableregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onreg-namesinterrupt-namesbus-width#dma-cellsqcom,eedmasdma-namespinctrl-0pinctrl-namesqcom,controlled-remotelyregulatortimeout-seclinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapresetsreset-namesnand-ecc-strengthnand-ecc-step-sizenand-bus-width#phy-cellsphysphy-namesdr_modestdout-path