8d(G,Sony Xperia Z!sony,xperia-yugaqcom,apq8064,=handsetreserved-memoryJsmem@80000000Q U\wcnss@8f000000QpU\Scpuscpu@0 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~\hcpu@1 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~\jcpu@2 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~ \lcpu@3 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~  \nl2-cache!cache\idle-statesspc#!qcom,idle-state-spcarm,idle-state \memory@0rmemoryQthermal-zonescpu0-thermal! 1tripstrip0>$JEpassivetrip1>J Ecriticalcpu1-thermal! 1ltripstrip0>$JEpassivetrip1>J Ecriticalcpu2-thermal! 1tripstrip0>$JEpassivetrip1>J Ecriticalcpu3-thermal! 1ltripstrip0>$JEpassivetrip1>J Ecriticalcpu-pmu!qcom,krait-pmu U clockscxo_board !fixed-clock`m$\-pxo_board !fixed-clock`m\sleep_clk !fixed-clock`m\9hwmutex!qcom,sfpb-mutex } \smem !qcom,smemsmsm !qcom,smsm    @apps@0Q\]modem@1Q U&q6@2Q UYwcnss@3Q U\Rdsps@4Q Ufirmwarescm!qcom,scm-apq8064qcom,scm coreiio-hwmon !iio-hwmonT$   socJ !simple-buspinctrl@800000!qcom,apq8064-pinctrlQ@0@ZL UXdefaultf\sdc4-gpios\Fpios*pgpio63gpio64gpio65gpio66gpio67gpio68usdc4sdcc1-pin-active\Gclk psdc1_clk~cmd psdc1_cmd~ data psdc1_data~ sdcc3-pin-active\Cclk psdc3_clk~cmd psdc3_cmd~data psdc3_data~ps_hold\muxpgpio78ups_holdi2c1\muxpgpio20gpio21ugsbi1pinconfpgpio20gpio21i2c1_pins_sleep\muxpgpio20gpio21ugpiopinconfpgpio20gpio21gsbi1_uart_2pinsmuxpgpio18gpio19ugsbi1gsbi1_uart_4pinsmuxpgpio18gpio19gpio20gpio21ugsbi1i2c2\muxpgpio24gpio25ugsbi2pinconfpgpio24gpio25i2c2_pins_sleep\muxpgpio24gpio25ugpiopinconfpgpio24gpio25i2c3\mux pgpio8gpio9ugsbi3pinconf pgpio8gpio9i2c3_pins_sleep\mux pgpio8gpio9ugpiopinconf pgpio8gpio9i2c4\ muxpgpio12gpio13ugsbi4pinconfpgpio12gpio13i2c4_pins_sleep\!muxpgpio12gpio13ugpiopinconfpgpio12gpio13spi5_default\#pinmuxpgpio51gpio52gpio54ugsbi5pinmux_csugpiopgpio53pinconfpgpio51gpio52gpio54pinconf_cspgpio53spi5_sleep\$pinmuxugpiopgpio51gpio52gpio53gpio54pinconfpgpio51gpio52gpio53gpio54i2c6\%muxpgpio16gpio17ugsbi6pinconfpgpio16gpio17i2c6_pins_sleep\&muxpgpio16gpio17ugpiopinconfpgpio16gpio17gsbi4-uart-pin-active-state\rx-pinspgpio11ugsbi4tx-pinspgpio10ugsbi4gsbi6_uart_2pinsmuxpgpio14gpio15ugsbi6gsbi6_uart_4pinsmuxpgpio14gpio15gpio16gpio17ugsbi6gsbi7_uart_2pinsmuxpgpio82gpio83ugsbi7gsbi7_uart_4pinsmuxpgpio82gpio83gpio84gpio85ugsbi7i2c7\'muxpgpio84gpio85ugsbi7pinconfpgpio84gpio85i2c7_pins_sleep\(muxpgpio84gpio85ugpiopinconfpgpio84gpio85riva-fm-activepgpio14gpio15uriva_fm\Xriva-bt-activepgpio16gpio17uriva_bt\Wriva-wlan-active#pgpio64gpio65gpio66gpio67gpio68 uriva_wlan\Vhdmi-pinctrl\Omuxpgpio70gpio71gpio72uhdmipinconf_ddcpgpio70gpio71pinconf_hpdpgpio72gsbi5-uart-pin-active\"rxpgpio52ugsbi5txpgpio51ugsbi5sdcc3-cd-pin-activepgpio26ugpio\Dsyscon@1200000!sysconQ \ interrupt-controller@2000000!qcom,msm-qgic2Q \timer@200a0005!qcom,kpss-wdt-apq8064qcom,kpss-timerqcom,msm-timer$UQmclock-controller@2088000!qcom,kpss-acc-v1Q pll8_votepxo acpu0_aux`\clock-controller@2098000!qcom,kpss-acc-v1Q  pll8_votepxo acpu1_aux`\clock-controller@20a8000!qcom,kpss-acc-v1Q  pll8_votepxo acpu2_aux`\clock-controller@20b8000!qcom,kpss-acc-v1Q  pll8_votepxo acpu3_aux`\ power-controller@2089000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q\power-controller@2099000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \power-controller@20a9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \ power-controller@20b9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \ sps-sic-non-secure@12100000!sysconQ\gsbi@12440000 disabled!qcom,gsbi-v1.0.0QDifaceJ serial@12450000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQE@ U coreiface disabledi2c@12460000!qcom,i2c-qup-v1.1.1fXdefaultsleepQF U coreiface disabledgsbi@12480000 disabled!qcom,gsbi-v1.0.0QHifaceJ i2c@124a0000!qcom,i2c-qup-v1.1.1QJfXdefaultsleep U coreiface disabledgsbi@16200000 disabled!qcom,gsbi-v1.0.0Q ifaceJi2c@16280000!qcom,i2c-qup-v1.1.1fXdefaultsleepQ( U coreiface disabledgsbi@16300000 disabled!qcom,gsbi-v1.0.0Q0ifaceJserial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQ40 UfXdefault coreiface disabledi2c@16380000!qcom,i2c-qup-v1.1.1f !XdefaultsleepQ8 U coreiface disabledgsbi@1a200000okay!qcom,gsbi-v1.0.0Q ifaceJ serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQ$  U coreifaceokayXdefaultf"spi@1a280000!qcom,spi-qup-v1.1.1Q( Uf#$Xdefaultsleep coreiface disabledgsbi@16500000 disabled!qcom,gsbi-v1.0.0QPifaceJserial@16540000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQTP U coreiface disabledi2c@16580000!qcom,i2c-qup-v1.1.1f%&XdefaultsleepQX U coreiface disabledgsbi@16600000 disabled!qcom,gsbi-v1.0.0Q`ifaceJ serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQd` U coreiface disabledi2c@16680000!qcom,i2c-qup-v1.1.1f'(XdefaultsleepQh U coreiface disabledrng@1a500000 !qcom,prngQPcoressbi@c00000 !qcom,ssbiQ *pmic-arbiterpmic !qcom,pm8821,ULmpps@50!qcom,pm8821-mppqcom,ssbi-mppQP0L@)\)ssbi@500000 !qcom,ssbiQP *pmic-arbiterpmic !qcom,pm8921,UJ\,gpio@150 !qcom,pm8921-gpioqcom,ssbi-gpioQP0@*,L\*gpio-keys-active-statepgpio3gpio4gpio29gpio35unormal?O\i}\pmpps@50!qcom,pm8921-mppqcom,ssbi-mppQP0L@+ \+rtc@11d!qcom,pm8921-rtc,,U'Qpwrkey@1c!qcom,pm8921-pwrkeyQ,,U23= xoadc@197!qcom,pm8921-adcQ ,N\adc-channel@0Qadc-channel@1Qadc-channel@2Qadc-channel@4Qadc-channel@8Qadc-channel@9Q adc-channel@aQ adc-channel@bQ adc-channel@cQ adc-channel@dQ adc-channel@eQadc-channel@fQqfprom@700000 !qcom,apq8064-qfpromqcom,qfpromQpJcalib@404Q\/backup_calib@414Q\0clock-controller@900000!qcom,gcc-apq8064sysconQ@`-. cxopxopll4\thermal-sensor!qcom,msm8960-tsens/0calibcalib_backup Uuplow -\ clock-controller@28000000!qcom,lcc-apq8064Q(`$pxopll4_votemi2s_codec_clkcodec_i2s_mic_codec_clkspare_i2s_mic_codec_clkcodec_i2s_spkr_codec_clkspare_i2s_spkr_codec_clkpcm_codec_clk\.clock-controller@4000000!qcom,mmcc-apq8064Q`811223Cpxopll3pll8_votedsi1plldsi1pllbytedsi2plldsi2pllbytehdmipll\Jclock-controller@2011000+!qcom,kpss-gcc-apq8064qcom,kpss-gccsysconQ pll8_votepxo`\rpm@108000!qcom,rpm-apq8064Q C$Uackerrwakeupclock-controller!qcom,rpmcc-apq8064qcom,rpmcc`-pxocxo\regulators!qcom,rpm-pm8921-regulatorsL4e4z4546677s1((.0\6s2  .j\Ys3 0.I>\Ts4w@w@.jI\4s7  .0\7s8!!.jl1l2OOl3..\;l4w@w@\<l5-p-p\Il6-p-p\5l7:-pl8**l9--l10,@ ,@ \Zl11--l12OOl14w@w@l15w@-pl16**l17l18OOl21l22'@'@l23w@w@l24 q0\Ul25l26l27l28l29lvs1lvs2\[lvs3lvs4lvs5lvs6lvs7usb-switchhdmi-switchncpw@w@.jusb@12500000 !qcom,ci-hdrcQPP Ud~ coreifaceYi~@coreulpi8usb-phyokayotg\:ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy9- sleepref~:por;<\8usb@12520000 !qcom,ci-hdrcQRR U)' coreifaceY)i~dcoreulpi=usb-phy disabled\>ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy9- sleepref~>por\=usb@12530000 !qcom,ci-hdrcQSS U,* coreifaceY,i~ecoreulpi?usb-phy disabled\@ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy9- sleepref~@por\?phy@1b400000!qcom,apq8064-sata-phy disabledQ@phy_mem-cfg\Asata@29000000!qcom,apq8064-ahcigeneric-ahci disabledQ) U(;.)slave_ifaceifacebusrxoobcore_pmaliveYiA sata-phymmc@12180000!arm,pl18xarm,primecellokayQ  Ufzpmclkapb_pclk"3E qS\BBatxrxk5 wXdefaultfCDdma-controller@12182000!qcom,bam-v1.3.0Q  U`pbam_clk\Bmmc@121c0000!arm,pl18xarm,primecell disabledQ  Ue{qmclkapb_pclk"3El\EEatxrxXdefaultfFdma-controller@121c2000!qcom,bam-v1.3.0Q  U_qbam_clk\Emmc@12400000okay!arm,pl18xarm,primecellXdefaultfGQ@  Uhxnmclkapb_pclkE"3\HHatxrxkI4dma-controller@12402000!qcom,bam-v1.3.0Q@  Ubnbam_clk\Hsyscon@1a400000!qcom,tcsr-apq8064sysconQ@\adreno-3xx@4300000!qcom,adreno-320.2qcom,adrenoQ0kgsl_3d0_reg_memory UP kgsl_3d0_irqcoreifacememmem_iface JGJJ!JKKKKKKKKKK K K K K KKKKKKKKKKKKKKKKKKLLLLLLLLLL L L L L LLLLLLLLLLLLLLLLLLMopp-table!operating-points-v2\Mopp-450000000topp-27000000syscon@5700000!sysconQpp\Ndsi@4700000)!qcom,apq8064-dsi-ctrlqcom,mdss-dsi-ctrlMDSS DSI CTRL->0 URQp dsi_ctrl8JJJJ9JTJjJX(ifacebuscore_mmsssrcbytepixelcore YJSJWJ8Ji 1111N1 disabledportsport@0Qendpointport@1Qendpointphy@4700200!qcom,dsi-phy-28nm-8960`Qppp\"dsi_plldsi_phydsi_phy_regulator ifaceref J disabled\1dsi@5800000!qcom,mdss-dsi-ctrl UQ dsi_ctrl8J JJJRJVJPJZ(ifacebuscore_mmsssrcbytepixelcore YJUJYJQJO 2222N2 disabledportsport@0Qendpointport@1Qendpointdsi-phy@5800200!qcom,dsi-phy-28nm-8960Q\"dsi_plldsi_phydsi_phy_regulator ifaceref J ` disabled\2iommu@7500000!qcom,apq8064-iommusmmu_pclkiommu_clkJ JQPU?@\Piommu@7600000!qcom,apq8064-iommusmmu_pclkiommu_clkJ JQ`U=>\Qiommu@7c00000!qcom,apq8064-iommusmmu_pclkiommu_clkJ J!QUEF\Kiommu@7d00000!qcom,apq8064-iommusmmu_pclkiommu_clkJ J!QU\Lpci@1b500000!qcom,pcie-apq8064 QPP `dbielbiparfconfigrpci *0J Umsi4G$%&'+.-coreifacephy(~lkjihaxiahbporpciphy disabledhdmi-tx@4a00000!qcom,hdmi-tx-8960XdefaultfOQcore_physical UOJ>J Jcoremaster_ifaceslave_iface3 disabledportsport@0Qendpointport@1Qendpointphy@4a00400!qcom,hdmi-phy-8960Q`hdmi_phyhdmi_pllJ slave_iface` disabled\3display-controller@5100000 !qcom,mdp4Q UK0JMJJJNJ_J`3core_clkiface_clkbus_clklut_clkhdmi_clktv_clk PPQQportsport@0Qendpointport@1Qendpointport@2Qendpointport@3Qendpointriva-pil@3200800!qcom,riva-pilQ   @ ccudxepmuR wdogfatalSUTbUo4okayXdefault fVWX\\iris !qcom,wcn3660-xo|<YZ[smd-edge U Crivawcnss !qcom,wcnss WCNSS_CTRL\bluetooth!qcom,wcnss-btwifi!qcom,wcnss-wlanUtxrx] ] tx-enabletx-rings-emptyetb@1a01000"!arm,coresight-etb10arm,primecellQ apb_pclkin-portsportendpoint^\`tpiu@1a03000!!arm,coresight-tpiuarm,primecellQ0 apb_pclkin-portsportendpoint_\areplicator !arm,coresight-static-replicator apb_pclkout-portsport@0Qendpoint`\^port@1Qendpointa\_in-portsportendpointb\gfunnel@1a04000+!arm,coresight-dynamic-funnelarm,primecellQ@ apb_pclkin-portsport@0Qendpointc\iport@1Qendpointd\kport@4Qendpointe\mport@5Qendpointf\oout-portsportendpointg\betm@1a1c000"!arm,coresight-etm3xarm,primecellQ apb_pclkhout-portsportendpointi\cetm@1a1d000"!arm,coresight-etm3xarm,primecellQ apb_pclkjout-portsportendpointk\detm@1a1e000"!arm,coresight-etm3xarm,primecellQ apb_pclklout-portsportendpointm\eetm@1a1f000"!arm,coresight-etm3xarm,primecellQ apb_pclknout-portsportendpointo\faliases#/soc/gsbi@1a200000/serial@1a240000chosenserial0:115200n8gpio-keys !gpio-keysXdefaultfpkey-camera-focus camera_focus z*+<key-camera-snapshotcamera_snapshot z*+<key-volume-down volume_down z*+<rkey-volume-up volume_up z*#+<s #address-cells#size-cellsmodelcompatibleinterrupt-parentchassis-typerangesregno-mapphandleenable-methoddevice_typenext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelcache-unifiedentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresisinterrupts#clock-cellsclock-frequencysyscon#hwlock-cellsmemory-regionhwlocksqcom,ipc-1qcom,ipc-2qcom,ipc-3qcom,ipc-4#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsclocksclock-namesio-channelsgpio-controllergpio-ranges#gpio-cellspinctrl-namespinctrl-0pinsfunctiondrive-strenghbias-disablebias-pull-updrive-strengthoutput-highbias-pull-downcpu-offsetclock-output-namesregulatorstatuscell-indexsyscon-tcsrpinctrl-1qcom,modeqcom,controller-typedrive-push-pullinput-enablepower-sourceqcom,drive-strengthqcom,pull-up-strengthallow-set-timedebounceinterrupts-extended#io-channel-cells#power-domain-cells#reset-cellsnvmem-cellsnvmem-cell-namesinterrupt-names#qcom,sensors#thermal-sensor-cellsqcom,ipcvin_l1_l2_l12_l18-supplyvin_lvs_1_3_6-supplyvin_lvs_4_5_7-supplyvin_ncp-supplyvin_lvs2-supplyvin_l24-supplyvin_l25-supplyvin_l27-supplyvin_l28-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltqcom,switch-mode-frequencyqcom,force-modeassigned-clocksassigned-clock-ratesresetsreset-namesphy_typeahb-burst-configphysphy-namesdr_mode#phy-cellsv3p3-supplyv1p8-supplyreg-namesports-implementedarm,primecell-periphidbus-widthcap-sd-highspeedcap-mmc-highspeedmax-frequencyno-1-8-vdmasdma-namesvmmc-supplycd-gpios#dma-cellsqcom,eenon-removablevqmmc-supplyiommusoperating-points-v2opp-hzlabelassigned-clock-parentssyscon-sfpb#iommu-cellsqcom,ncblinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvddcx-supplyvddmx-supplyvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-edgeqcom,smd-channelsqcom,mmioqcom,smem-statesqcom,smem-state-namesremote-endpointcpuserial0stdout-pathlinux,input-typelinux,code